# 50 MHz Digital Storage Oscilloscope PM3350/PM3352

Service Manual

4822 872 05324 871204



WARNING: These servicing instructions are for use by qualified personnel only. To reduce the risk of electric shock do not perform any servicing other than that specified in the Operating Instructions unless you are fully qualified to do so.





IMPORTANT: In correspondence concerning this instrument, please quote the type number and serial number as given on the type plate.

NOTE: The design of this instrument is subject to continuous development and improvement. Consequently, this instrument may incorporate minor changes in detail from the information contained in this manual.

CONTENTS

1.	SAFETY INST	RUCTIONS	1-1
	1.1	Introduction	1-1
	1.2	Safety precautions	1-1
	1.3	Caution and warning statements	1-1
	1.4	Symbols	1-1
	1.5	Impaired safety-protection	1-2
	1.6	General clauses	1-2
		n. C.C.	2-1
2.	CHARACTERIS		
	2.1	Display	2-3
	2.2	Vertical deflection or Y axis	2-3
	2.3	Horizontal deflection or X axis	2-5
	2.3.1	Time base	2-5
	2.3.2	X-deflection	2-6
	2.3.3	Triggering	
	2.5	Signal acquisition	2 ,
	2.6	Channels A and B	2-8
	2.7	Time base	2-9
	2.8	Trigger	2-9
	2.9	Memory	2-9
	2.10	Display	2-10
	2.11	Calculation facilities	2-10
	2.12	Auto setting	2-10
	2.13	Cursors	2-10
	2.14	Power supply	2-11
	2.15	Sundries	2-12
	2.16	Auxiliary inputs or outputs	2-13
	2.17	Environmental characteristics	2-13
	2,18	Safety	2-15

3.	INTRODUCTIO	N TO CIRCUIT DESCRIPTION AND BLOCK DIAGRAM DESCRIPTION	3-1
	3.1.1 3.1.2 3.1.3	Introduction to circuit description	3-1 3-1
	3.2.1 3.2.2 3.2.3 3.2.4 3.2.5 3.2.6 3.2.7 3.2.8 3.2.9 3.2.10 3.2.11	Block diagram description Introduction Attenuator unit (unit A1) Pre-amplifier unit and adaption unit (unit A2 and A16) Time-base unit (unit A4) XYZ unit (unit A3) Power supply unit PCCD circuits and control logic (unit A17 and A18) ADC circuit (unit A15) Signal processing unit (unit A13 and A14) Y-DAC and X-DAC circuits (unit A15) Microprocessor system (unit A12)	3-13 3-20 3-21 3-21 3-22 3-22 3-23 3-23 3-24
4.	ATTENUATOR	UNIT (A1)	4-1
	4.1	Vertical attenuators	4-1
	4.2	External input	4-2
5.	PRE-AMPLIFI	ER UNIT (A2)	5-1
	5.1	Vertical pre-amplifier	5-1
	5.2	TB trigger pre-amplifier	5-2
	5.3	Pre-amplifier control	5-3
6.	XYZ-AMPLIFI	ER UNIT (A3)	6-1
	6.1	Introduction	6-1
	6.2	Final vertical (Y) amplifier	6-1
	6.3	Final horizontal (X) amplifier	6-1
	6.4	Final blanking (Z) amplifier and CRT	6-2
7.	TIME-BASE U	NIT (A4)	7-1
	7.1	Trigger amplifier	7-1
	7.2	Timing circuit	7-2
	7.3	Sweep generators	7-4
	7.4	X DEFL amplifier and display mode switch	7-6
	7.5	Z-amplifier	7-6
	7.6	Timing diagram	7-7

8.	CRT CONTROL	UNIT (A5)	8-1
9.	POWER SUPPL	Y UNIT (A6)	9-1
	9.1	Input circuit	9-1
	9.2	Converter circuit	9-1
	9.3	Secondary output rectifiers	9-3
	9.4	HT supply	9-3
	9.5	Calibrator	9-3
10.	FRONT UNIT	(A7-A8)	10-1
	10.1	Key-matrix	10-1
	10.2	Front controls and indicator	10-1
	10.3	LCD display circuit	10-1
11.	MOTHERBOARD	UNIT (A10)	11-1
12.	OPTIONS (A1	1)	12-1
13.	CPU UNIT (A	12)	13-1
	13.1	Introduction	13-1
	13.2	Memory map	13-1
	13.3	Circuit description	13-3
	13.4	Signal name list	13-6
14.	DCL UNIT (A	13)	14-1
	14.1	Organisation of the memory	14-1
	14.2	Introduction to the sample transports	14-1
	14.3	Signal acquisition	14-2
	14.4	Copying samples from acquisition memory to display memory	14-3
	14.5	Displaying of trace and register	14-3
	14.6	Microprocessor manipulation	14-4
	14.7	Displaying of text and cursors	14-4

	14.8	Clearing the display memory	14-5
	14.9	Clearing the acquisition memory	14-6
	14.10	Exor D307	14-6
	14.11	Chip select	14-7
	14.12	Dots and plotter control	14-7
	14.13	Timing diagram	14-8
	14.14	Signal name list	14-4
15.	ACL UNIT (A	14)	15-1
	15.1	Trigger control	15-1
	15.2	CCD + ADC Timing	15-2
	15.3	Average and interpolation circuit	15-2
	15.4	Signal name list	15-3
16.	ADC DEC UNI	T (A15)	16-1
	16.1	ADC Circuit	16-1
	16.2	Vertical DAC circuit	16-2
	16.3	Horizontal DAC circuit	16-3
	16.4	X POS Switch circuit	16-3
	16.5	Z Control	16-3
	16.6	Plot and penlift circuit	16-4
	16.7	Signal name list	16-5
17.	ADAPTION UN	IT (A16)	17-1
	17.1	Vertical display mode switch	17-1
	17.2	Real time mode amplifier	17-1
	17.3	Digital memory amplifier	17-2
	17.4	Signal name list	17-2

18.	MINI CCD UNI	T (A17)	18-1
	18.1	Introduction	
	18.2	Input buffer	18-2
	18.3	$P^2$ CCD - OQ0204	18-2
	18.4	Signal name list	18-4
19.	P <sup>2</sup> CCD UNIT (	(A18)	19-1
	19.1	ACE (advanced customised ECL)	19-1
	19.2	Clock drivers	19-1
	19.3	Mini CCD default circuits	19-2
	19.4	P <sup>2</sup> CCD output	19-2
	19.5	Signal name list	19-3
20.	PERFORMANCE	CHECK	20-1
	20.1	General information	20-1
	20.2	Preliminary settings	20-2
	20.3	Recommended test equipment	20-2
	20.4 20.4.1 20.4.2 20.4.3 20.4.4 20.4.5 20.4.6	Checking procedure	20-9 20-12 20-14
21.	DISMANTLING	THE INSTRUMENT	21-1
	21.1	General information	21-1
	21.2	Removing the top and bottom covers	21-1
	21.3	Access to parts for the checking and adjusting procedures	21-1
22.	CHECKING AND	O ADJUSTING	22-1
	22.1	General information	22-1
	22.2	Recommended test and calibration equipment	22-5

	22.3	Survey of adjusting elements	22-6
	22.4.11	Checking and adjusting procedure Preparation	22-10 22-11 22-11 22-12 22-12 22-12 22-13 22-14 22-15 22-16
23.	CORRECTIVE N	MAINTENANCE	23-1
	23.1.1 23.1.2 23.1.3 23.1.4 23.1.5 23.1.6	Replacements	23-1 23-1 23-1 23-1 23-2
	23.2 23.2.1 23.2.2 23.2.3 23.2.4 23.2.5 23.2.6 23.2.7 23.2.8 23.2.9 23.2.10 23.2.11	Removing the units and mechanical parts Attenuator unit (A1) Pre-amplifier unit (A2) and adaptation unit (A16)  XYZ-amplifier unit (A3)  Time-base unit (A4)  CRT control unit (A5)  Power supply unit (A6)  Front unit (A7) and LCD unit (A8)  Digital unit (A10 A15)  P <sup>2</sup> CCD unit (A18) and mini CCD unit (A17)  Removing the delay-line cable  Replacement of CRT	23-5 23-5 23-5 23-6 23-6 23-6 23-7 23-8 23-9 23-9
	23.3	Soldering techniques	23-11
	23.4  23.5  23.5.1  23.5.2  23.5.3  23.5.4  23.5.5  23.5.6	Instrument repacking	23-12 23-12 23-12 23-13 23-14 23-15
	23.6 23.6.1 23.6.2 23.6.3	Special tools	23-19 23-19
	23 7	Recalibration after repair	23-20

24.	SAFETY INSPECTION AND TEST AFTER REPAIR AND MAINTENANCE IN THE PRIMARY CIRCUIT		
	24.1	General directives	24-1
	24.2	Safety components	24-1
	24.3	Checking the protective earth connection	24-1
	24.4	Checking the insulation resistance	24-1
	24.5	Checking the leakage current	24-1
	24.6	Voltage test	24-1
			25-1
25.	PARTS LIST		25-1
	25.1.1 25.1.2 25.1.3	Mechanical parts	25-1 25-2
	25.2	Units	
	25.3 25.3.1 25.3.2 25.3.3 25.3.4 25.3.5	Cables and connectors	25-5 25-6 25-6 25-6
	25.4 25.4.1 25.4.2 25.4.3 25.4.4 25.4.5 25.5.5	Electrical parts	25-7 25-19 25-40 25-47 25-49

LIST OF FIGURES			Page
Figure	2.1	Dimensions	2-2
Figure	3.1	Block diagram, analog part	3-7
Figure		Block diagram, digital part	3-17
n:	<i>t</i> . 1	Table of attenuator settings	4-1
Figure			4-3
Figure		Attenuator unit p.c.b.	4-5
Figure		Circuit diagram of attenuator, ch.A	4-6
Figure		Circuit diagram of attenuator, ch.B	4-8
Figure		Attenuator unit p.c.b.	
Figure	4.6	Circuit diagram of attenuator, EXT	4-10
Figure	5.1	The three stages of the vertical pre-amplifier	5-1
Figure		Pre-amplifier unit p.c.b.	5-5
Figure		Circuit diagram of pre-amplifier, channel switch and	
rigure	J.J	delay line driver	5-7
	<b>-</b> ,	Circuit diagram of pre-amplifier, trigger switch	5-8
Figure			5-10
Figure		Pre-amplifier unit p.c.b.	
Figure	5.6	Circuit diagram of pre-amplifier, logic control	5-12
Figure	6.1	XYZ amplifier p.c.b.	6-3
Figure		Circuit diagram of XYZ amplifier, final X and Y amplifiers	6-5
Figure		XYZ amplifier p.c.b.	6-6
		Circuit diagram of XYZ amplifier, Z amplifier and	
Figure	0.4	CRT circuit	6-8
		CRI CIrcuit	0 0
Figure	7 1	D4103 configuration	7-2
_		Simplified diagram of the time-base sweep generator	7-4
Figure		Free-running sweep-timing diagram	7-7
Figure			7-9
Figure		Time-base unit p.c.b.	7-11
Figure		Circuit diagram of time-base, trigger amplifier	/-11
Figure	7.6	Circuit diagram of time-base, sweep circuit and final	- 10
		X-amplifier	7-12
Figure	7.7	Time-base unit p.c.b.	7-14
Figure		Circuit diagram of time-base, X pre-amplifier and Z switch	7-16
n:	0 1	Circuit diagram of CRT control	8-1
Figure			8-1
Figure	8.2	CRT control unit p.c.b.	0 1
Figure	9.1	Converter circuit	9-2
Figure		Timing diagram converter circuit	9-2
Figure		HT oscillator	9-3
		Power supply unit p.c.b.	9-5
Figure			9-8
Figure	9.5	Circuit diagram of power supply	, 0
Figure	10.1	Circuit diagram of front unit, key matrix	10-3
Figure		Front unit p.c.b.	10-5
		Circuit diagram of front unit, front controls and	
Figure	10.3		10-7
<b>~</b> .	10 /	probe indication	10-8
Figure		LCD unit p.c.b.	10-10
Figure	10.5	Circuit diagram of LCD unit	10-10
Figure	11 1	Motherhoard unit n.c.b.	11-1

<b>-</b> ·	10 1	I <sup>2</sup> C bus structure	13-4
Figure			13-5
Figure		DTACK generator Circuit diagram of CPU unit, part l	13-9
Figure			13-11
Figure		CPU unit p.c.b.	13-13
Figure	13.5	Circuit diagram of CPU unit, part 2	15 15
Figure	14.1	Organisation of the memory	14-1
Figure		Display cycle controlled by SCØ4	14-2
Figure		Block diagram of signal acquisition	14-2
Figure		Block diagram of copying samples from acquisition memory	
rigure	14.4	to display memory	14-3
Figure	14 5	Block diagram of trace/register display flow	14-3
Figure		Block diagram of text/cursors display flow	14-4
Figure		Block diagram of the clear function	14-5
Figure		Block diagram of the clear function	14-6
Figure		Chip select circuit	14-7
Figure		Timing diagram for D314	14-8
Figure		Circuit diagram of DCL unit, acquisition memory	14-11
		DCL unit p.c.b.	14-13
Figure		Circuit diagram of DCL unit, display memory	14-15
Figure	14.13	Circuit diagram of bor unit, display memory	
Figure	15.1	Timing diagram of the trigger control for Tb = 5 us and	
_		$PRE-TRIG = \emptyset$	15-1
Figure	15.2	Timing diagram CCD and ADC timing	15-2
Figure		ACL unit p.c.b.	15-4
Figure		Circuit diagram of ACL unit, part 1	15-6
Figure		Circuit diagram of ACL unit, part 2	15-7
Figure		ACL unit p.c.b.	15-9
Figure	16 1	Waveforms on N501	16-1
Figure		Waveform on D501	16-1
Figure		Waveform on deglitch circuit	16-2
Figure		Z control for PLOT or DTJN	16-3
_		Z control for Z ON	16-4
Figure		Circuit diagram of ADC DAC unit, Y-DAC circuit	16-7
Figure		ADC DAC unit p.c.b.	16-9
Figure		Circuit diagram of ADC DAC unit, X-DAC and ADC circuit	16-11
Figure			16-12
_	16.9		16-14
Figure	16.10	Circuit diagram of ADC DAC unit, part 3	10 1-
Figure	17.1	Adaptation unit p.c.b.	17-3
Figure	17.2	Circuit diagram of adaptation unit, part l	17-5
Figure		Adaptation unit p.c.b.	17-6
Figure		Circuit diagram of adaptation unit, part 2	17-8
Ti access	19 1	Schematic diagram of a P <sup>2</sup> CCD circuit	18-1
Figure		Sample and transport sequence	18-2
Figure			18-3
Figure		Output signal	18-5
Figure		Mini CCD unit p.c.b.	18-7
Figure	18.5	Circuit diagram of mini CCD unit	10 /
Figure	19.1	Principle of the sample clock drivers	19-1
Figure		CIH circuit	19-2
Figure		Analogue leakage correction	19-3
Figure		P <sup>2</sup> CCD unit p.c.b.	19-5
Figure		Circuit diagram of P2CCD, ACE	19-7
Figure		Circuit diagram of P <sup>2</sup> CCD, clock drivers	19-8
Figure		P <sup>2</sup> CCD unit p.c.b.	19-1
Figure		Circuit diagram of P <sup>2</sup> CCD, part 3	19-1
	10 0	Circuit discrep of P <sup>2</sup> CCD CTH circuit	19-1

Figure	20.1	SOFTSTART condition	20-2	
Figure	21.1	Access to all parts for checking and adjusting	21-2	
Figure	22.1	Adjusting elements	22-3	
Figure		Square-wave response	22-14	
Figure		Bias charge adjustments	22-15	
Figure		DAC and text adjustments	22-16	
Figure	23.1	Arrangement of working area for S.M.D. excharge and		
•		MOS device	23-2	
Figure	23.2	Six clamping lips for XYZ-amplifier unit	23-6	
Figure		Power supply unit outside the instrument	23-7	
Figure		Measuring the front unit working condition		
Figure		Measuring the digital unit in working condition		
Figure		Removing the CRT	23-10	
Figure		I <sup>2</sup> C structure	23-14	
Figure		p.c.b. Interconnections	23-17	
Figure		Trimming tool kit	23-19	
Figure		p.c.b. Snapper	23-19	
Figure	25.1	Exploded view	25-2	
Figure	25.2	Rear view	25-3	
Figure	25.3	Inside view showing the parts in the CRT compartiment	25-3	
Figure	25.4	View of the units	25-3	

# 1. SAFETY INSTRUCTIONS

Read these pages carefully before installation and use of the instrument.

#### 1.1 INTRODUCTION

The following clauses contain information, cautions and warnings which must be followed to ensure safe operation and to retain the instrument in a safe condition.

Adjustment, maintenance and repair of the instrument shall be carried out only by qualified personnel.

#### 1.2 SAFETY PRECAUTIONS

For the correct and safe use of this instrument it is essential that both operating and servicing personnel follow generally-accepted safety procedures in addition to the safety precautions specified in this manual.

Specific warning and caution statements, where they apply, will be found throughout the manual.

Where necessary, the warning and caution statements and/or symbols are marked on the apparatus.

## 1.3 CAUTION AND WARNING STATEMENTS

CAUTION: is used to indicate correct operating or maintentance

procedures in order to prevent damage to or destruction of

the equipment or other property.

WARNING: calls attention to a potential danger that requires correct

procedures or pracites in order to prevent personal injury.

#### 1.4 SYMBOLS



High voltage > 1000 V





Live part

(black/yellow)



Read the operating instructions

Protective earth (grounding) terminal

(black)

### 1.5 IMPAIRED SAFETY-PROTECTION

Whenever it is likely that safety-protection has been impaired, the instrument <u>must</u> be made inoperative and be secured against any unintended operation. The matter should then be referred to qualified technicians.

Safety protection is likely to be impaired if, for example, the instrument fails to perform the intended measurements or shows visible damage.

#### 1.6 GENERAL CLAUSES

- 1.6.1 WARNING: The opening of covers or removal of parts, except those to which access can be gained by hand, is likely to expose live parts and accessible terminals which can be dangerous to live.
- 1.6.2 The instrument shall be disconnected from all voltage sources before it is opened.
- 1.6.3 Bear in mind that capacitors inside the instrument can hold their charge even if the instrument has been separated from all voltage sources.
- 1.6.4 WARNING: Any interruption of the protective earth conductor inside or outside the instrument, or disconnection of the protective earth terminal, is likely to make the instrument dangerous. Intentional interruption is prohibited.
- 1.6.5 Components which are important for the safety of the instrument may only be renewed by components obtained through your local Philips organisation. (See also section 23).
- 1.6.6 After repair and maintenance in the primary circuit, safety inspection and tests, as mentioned in section 23 have to be performed.

# 2. CHARACTERISTICS

#### A. Performance Characteristics

- Properties expressed in numerical values with stated tolerance are guaranteed by PHILIPS Specified non-tolerance numerical values indicate those that could be nominally expected from the mean of a range of identical instruments.
- This specification is valid after the instrument has warmed up for 30 minutes (reference temperature 23°C).
- For definitions of terms, reference is made to IEC Publication 351-1.

# B. Safety Characteristics

- This apparatus has been designed and tested in accordance with Safety Class I requirements of IEC Publication 348, Safety requirements for Electronic Measuring Apparatus, UL 1244 and CSA 556B and has been supplied in a safe condition.

# C. Initial Characteristics

# . Overall dimensions:

- Width

Including handle : 387 mm Excluding handle : 350 mm

- Length

Including handle, excl. knobs: 518,5 mm Excluding handle, excl. knobs: 443,5 mm Including handle, incl. knobs: 530,5 mm Excluding handle, incl. knobs: 455,5 mm

- Height

Including feet : 146,5 mm
Excluding feet : 134,5 mm
Excl. under cabinet : 132,5 mm




Figure 2.1 Dimensions

\* Mass

: 9,5 kg

- \* Operating positions:
  - a. Horizontally on bottom feet
  - b. Vertically on rear feet
  - c. On the carrying handle in two sloping positions.

#### D. CONTENTS

- 2.1 Display
- 2.2 Vertical deflection or Y axis
- 2.3 Horizontal deflection or X axis
- 2.4 Triggering
- 2.5 Signal acquisition
- 2.6 Channels A and B
- 2.7 Time base
- 2.8 Trigger
- 2.9 Memory
- 2.10 Display
- 2.11 Calculation facilities
- 2.12 Auto setting
- 2.13 Cursors
- 2.14 Power Supply
- 2.15 Sundries
- 2.16 Auxiliary inputs or outputs
- 2.17 Environmental characteristics
- 2.18 Safety

	CHARACTERISTICS	SPECIFICATION	ADDITIONAL INFORMATION
2.1	DISPLAY		
	* CRT Type No Measuring area (h x w)	PHILIPS D 14-372 80 x 100 mm	8 x 10 div. 1 div. = 10 mm 1 subdiv. (sd) = 2 mm
	* Screen type Standard Option	GH (P 31) GM (P 7)	Long persistence
	* Total accelera- tion voltage	16 kV	
	* Illumination	Continuously variable	
	* Display time per channel in chopped mode	< 2 us	
	* LCD liquid crys- tal display Type No Visible area Back lighting	LC 9438130 25,4 x 88,8 mm Permanently on	All relevant settings are visible in display.
2.2	VERTICAL DEFLECTION	OR Y AXIS	
	* Deflection coeff.	2 mV/div10 V/div	In 1, 2, 5 sequence.
	* Variable gain control range	1 : >2,5	If PM 8936/09 is used, deflection coeff. is automatically calculated in display.
	* Error limit	< +/- 3%	Only in calibrated position.
	* Input impedance Paralleled by Max. input voltage	1 M ohm +/-2% 20 pF +/-2pF 400 V (d.c + a.c. peak)	Measured at $f_0 < 1$ MHz Measured at $f_0 < 1$ MHz
	Max. test volta- ges (rms)	500 V	Max. duration 60 sec.
	* Bandwidth for 20 mV up to 10 V @ 25 <sup>0</sup> C	> .50 MHz	Input 6 div. sine-wave.
	Bandwidth for 2 mV, 5mV and 10 mV @ 25°C	> 35 MHz	Input 6 div. sine-wave.
	* Rise-time	7 ns or less	Calculated from 350/f-3 dB

CHARACTERISTICS	SPECIFICATION	ADDITIONAL INFORMATION
* Pulse aberration Overshoot, ringing and rounding  Duration of ringing	< 1,5 sd peak to peak 20 ns	Input pulse 5 div., +/- 2,5 div. from screen centre, positive as well as negative pulse. Ringing has ended when amplitude is 1/3 of starting amplitude.
Hole or bump	< 0,7 sd (peak)	
Drop or tilt	< 0,7 sd (peak)	
* Noise 20 mV10 V	< 0,5 sd	Measured visually. Pick-up on open BNC excluded.
* Lower - 3 dB point @ 25°C	< 10 Hz	In AC position, 6 div. sine- wave
* Dynamic range @ 10 MHz @ 50 MHz	> 24 div. > 8 div.	Vernier in cal. position. Vernier in cal. position.
* Position range	> +/- 8 div.	Vernier in cal. position.
* Decoupling factor between channels @ 10 MHz @ 50 MHz	1 : > 100 1 : > 50	Both channels same attenuator setting. Input max. 8 div. sine-wave. 2,5 and 10 V are excluded. 2,5 and 10 V are excluded.
* Common Mode Rejection Ratio @ 1 MHz	1 : > 100	Both channels same attenuator setting, vernier adjusted for best CMMR; measured with max. 8 div. (+/- 4 div.) each channel.
* Visible signal delay	> 15 ns	Max. intensity, measured from line start to trigger point.
* Base-line jump between attenua- tor steps 20 mV10 V Additional jump	< 1 sd	
between 10 mV <> 20 mV	•	
Normal Invert jump	< 1 sd	Only channel B.
ADD jump Variable jump	< 0,6 div.	When A and B are positioned in screen centre (20 mV10 V). Max.jump in any position of the vernier.
		CHC ACTHECT .

	CHARACTERISTICS	SPECIFICATION	ADDITIONAL INFORMATION
2.3	HORIZONTAL DEFLECTION OR X AXIS		
2.3.1	Time base		
	* Time coeff.	0,5 sec50 ns	1, 2, 5 sequence (magn.off)
	* Error limit	< 3%	Measured at -4+4 div. from screen centre.
	* Horizontal posi- tion range	Start of sweep and 10th div. must be shifted over screen centre	
	* Variable control ratio	1 : > 2,5	
	* Time Base mag- nifier	Expansion *10	Not valid in X-deflection.
	* Error limit	< 4%	Measured at +4 4 div. from screen centre. Excluding first 50 ns and last 50 ns.
	* Horizontal mag- nifier balance * 10> * 1	. < 2,5 sd	Shift start of sweep in * 10 in mid-screen position, then switch to * 1.
	* Hold-Off Minimum to maxi- mum hold-off time ratio	1 : > 10	Minimum hold-off time is related to time-base setting.
2.3.2	X-deflection		
	* Deflection coeff. Via channel A or B Via EXT. input	2 mV10 V/div.	1, 2, 5 sequence.
	* Error limit Via channel A or	< +/- 5%	
	B Via EXT. input	< +/- 5%	
	* Bandwidth Amplitude @ in- put signal 6 div. 2 MHz	DC > 2 MHz	DC coupled
	* Phase shift be- tween X and Y- deflection	< 3° @ 100 kHz	
	* Dynamic range	> +/- 12 div. @ 100	

kHz

	CHARACTERISTICS	SPECIFICATION	ADDITIONAL INFORMATION
2.3.3	EXT input		
	* Input impedance Paralleled by	1 M ohm +/- 2% 20 pF +/- 2 pF	$f_{o} < 1 \text{ MHz}$ $f_{o} < 1 \text{ MHz}$
	* Max. input vol- tage Max. test vol- tage (rms)	400 V (d.c + a.c peak) 500 V	Max. duration 60 sec.
	* Lower - 3 dB point	< 10 Hz	AC coupled
2.4	TRIGGERING		
	* Trig.mode AUTO (auto free run)		Auto free run starts 100 ms (typ.) after no trig.pulse.
	Triggered Single		Switches automatically to autofree run if one of the display channels is grounded.  In multi-channel mode (alternated) each channel is armed after reset; if sweep has already started, sweep is not finished.
	* Trigger source A, B, Composite (AB), EXT, Line		Line trigger source always triggers on main frequency. Line trigger amplitude depends on line input voltage. Approx. 6 div. @ 220 VAC input voltage.
	* Trigger coupling Peak-to-peak (p-p), DC, TVL, TVF		
	* Level range Peak-to-peak	Related to peak- to-peak	p-p coupling is DC rejected.
	DC INTERNAL DC EXTERNAL	> (+ or - 8 div.) > (+ or - 800 mV)	
	TVL/TVF	Fixed level	
	* Trigger slope	+/-	Slope sign in LCD and + or - if TVL/F in chosen.

	CHARACTERISTICS	SPECIFICATION	ADDITIONAL INFORMATION
	* Trigger sensitivity INTERNAL 0 - 10 MHz 0 50 MHz 0 100 MHz	< 0,5 div. < 1,0 div. < 3,0 div.	Trig. coupling DC. Trig. coupling DC. Trig. coupling DC.
	EXTERNAL  0 - 10 MHz  0 50 MHz  0 100 MHz  TVL/F INTERNAL	< 50 mV < 150 mV 500 mV < 0,7 div.	Trig. coupling DC. Trig. coupling DC. Trig. coupling DC. Sync. pulse.
	EXTERNAL	< 70 mV	Sync. pulse.
2.5	SIGNAL ACQUISITION  * Sampling type @0,5 us/div 50 s/div.:	Real time	
	* Max.Sample rate Real time:	100 megasamples/s	Sampling rate depends on time/div. setting.
	* Vertical (voltage) Resolution	8 bits	0,4% of full range
	* Horizontal (time) Resolution		
	In single-channel acquisition: @5 ms/div 50 s/div.	4096 samp./	1 Sample = 0,025% of full record
	<pre>@0,5 us/div 2 ms/div.</pre>	512 samp./ acquisition	1 Sample = 0,2% of full record
	In dual channel acquisition: @5 ms/div 50 s/div.	2048 samp./ acquisition	1 Sample = 0,05% of full record
	@0,5 us/div 2 ms/div.	512 samp./ acquisition	1 Sample = 0,2% of full record
	* Record length	10,2 x time/div.	Display in unmagnified position

	CHARACTERISTICS	SPECIFICATION	ADDITIONAL INFORMATION
	* Acquisition time real-time	10,2 x time/div.	
	@0,5 s/div 5 ms/div.	30 ms50 ms	Exclusive delay time
	<pre>@2 ms/div 0,5 us/div.</pre>	50 ms70 ms	Exclusive delay time
	* Sources	Channel A Channel B	Channel B can be inverted before acquisition
	* Acquisition Mode	s 1 channel only 2 channels	Full memory available for 1 channel Simultaneously sampled; 2 channels share memory
2.6	CHANNELS A AND B		
	* Freq. Response		Z source = 25 Ohm
	Lower transition point of BW:		
	Input coupling in DC position Input coupling in AC position	d.c. < 10 Hz	
	Upper transition point of BW: (Ambient: 1535°C)	> 20 MHz (-3 dB)	Deviation max 3 MHz for Ambient: 040°C.
	* Max. Base Line Instability:		
	Jump (Ambient: 1535°C)		Add 25% for Ambient: 040°C
	when switching to memory mode	0,3 div.	
	When actuating INVertor switch	0,3 div.	•
	between any time/div. positions	0,5 div.	
	Drift	0,1 div./h	Measured in 20 mV/div. position
	Temperature coefficient	+0,05 div./K	Measured in 20 mV/div. position

CHARACTERISTICS	SPECIFICATION	ADDITIONAL INFORMATION
TIME BASE		
* Modes		
	Recurrent Single shot Multiple shot Roll	Up to 2 shots Will be stopped by trigger
* Time Coefficients	s:	
In Recurrent	0,5 us/div 0,5 s/div.	
Error Limit:		Ambient: 1535°C
In real-time mode	+1%	Add 0,5% for Ambient: 040°C
TRIGGER		
* Trigger delay: Range Accuracy	-10250 div. +0,3 div.	Adjustable in divisions
* Trigger level view: Inaccuracy	<0,5 div.	Indication in LCD
MEMORY		
* Memory size: Inaccuracy Registers Register Depth: acquisition register	<0,75 div.  2  4096 words 4096	
Wordlength	8 bits	
* Functions	Clear Load Lock	Contents of acquisition are saved in register Memory system is locked. If lock is not active the signal is written into the acquisition memory.
	* Time Coefficients In Recurrent In single shot and multiple shot Error Limit: In real-time mode  TRIGGER  * Trigger delay: Range Accuracy  * Trigger level view: Inaccuracy  MEMORY  * Memory size: Inaccuracy Registers Register Depth: acquisition register Wordlength	TIME BASE  * Modes  Recurrent Single shot Multiple shot Roll  * Time Coefficients:  In Recurrent O,5 us/div O,5 s/div.  In single shot and multiple shot 50 s/div  Error Limit: In real-time mode  TRIGGER  * Trigger delay: Range Accuracy +0,3 div.  * Trigger level view: Inaccuracy Inaccuracy Segisters Registers Registers Register Depth: acquisition acquisition register  Wordlength 8 bits  * Functions  Clear Load

CHARACTERISTICS	SPECIFICATION	ADDITIONAL INFORMATION
DISPLAY		
* Sources	Channel A Channel B Register A Register B	in any combination
* Display Expansion Horizontal	1x32x	
* Display Manipulations	Dot join	<pre>Including digital interpolation at 0,5 us/div 2 ms/div.</pre>
* Display-part range Horizontal	full memory	The displayed part of the magnified memory can be chosen.
CALCULATION FACILIT	IES	
* Functions	Peak-to-peak value Rise or Fall time Frequency	
AUTO SETTING		
* Settling time	3 s	Auto set is effected in analogue mode.
* Cursors	off	
calculations	off	
CURSORS		
* Horizontal resolution:		
in single- channel mode	1 : 4096	
in dual- channel mode	1 : 2048	
@ 2 ms/div 0,5 us/div.	1 : 512 1 : 1024	display in dots display in dot-join
	DISPLAY  * Sources  * Display Expansion Horizontal  * Display Manipulations  * Display-part range Horizontal  * Functions  AUTO SETTING  * Settling time  * Cursors calculations  CURSORS  * Horizontal resolution:  in single-channel mode  in dual-channel mode  @ 2 ms/div	* Sources Channel A Channel B Register A Register B  * Display Expansion Horizontal 1x32x  * Display Dot join  * Display-part range Horizontal full memory  * Functions Peak-to-peak value Rise or Fall time Frequency  * Settling time 3 s  * Cursors off calculations off  * CURSORS  * Horizontal resolution:  in single- off  channel mode  in dual- channel mode  @ 2 ms/div 1 : 512

	CHARACTERISTICS	SPECIFICATION	ADDITIONAL INFORMATION
	* Vertical resolution	1 : 256	
	* Read-out resolution	3 digits	
	* Voltage cursors:		
	Error Limit Ambient: 1535°C	<u>+</u> 3%	Referred to input at BNC, error of probes etc. excluded. Add 3% for ambient 040°C
	Cursor Range	Displayed part of memory	Cursors cannot pass each other. (X-position is neglected)
	* Time cursors Error Limit	+0,2%	
2.14	POWER SUPPLY		
	* Line input vol- tage AC Nominal Limits of ope- ration	100 - 240 V 90 - 264 V	One range.
	* Line frequency Nominal Limits of ope- ration	50 - 400 Hz 43 - 445 Hz	
	* Safety require- ments within specification of: IEC 348 CLASS I UL 1244 VDE 0411 CSA 556 B		
	* Power consumption	1 70 W	At nominal source voltage

(AC source)

2.15

C:	HARACTERISTICS	SPECIFICATION	ADDITIONAL INFORMATION
SI	UNDRIES		
*	Data and Settings retention		When instrument is switched off or during MAINS failure
	Memory Back-up voltage	23,5 V	
	Memory Back-up Current Drain	typical 25 uA	@ 25°C
	Recommended batteries:		According to IEC 285, (Alkaline Manganese Penlight Battery), e.g. PHILIPS LR6 (9299 000 20734)
	type quantity	LR 6 2 pcs.	Delivered with the instrument
	Temperature rise of batteries	20 K	After warming-up period of instrument
	Retention Time	Typical 5 years	@ 25°C, with recommended (fresh) batteries
	Temperature Range	0+70°C	@ -400°C Settings retention is uncertain. It is advised to remove batteries from instrument when it is stored during longer period (24 h) below -30°C or above 60°C.  N.B. UNDER NO CIRCUMSTANCES SHOULD BATTERIES BE LEFT IN THE INSTRUMENT @ TEMPERATURES BEYOND THE RATED RANGE OF THE BATTERY SPECIFICATIONS!
ķ	Analogue Plot output		
	Functions	Memory Dump	Register selectable
	Sensitivity	1 V/Full memory +3%	Horizontal and vertical
	Pen lift	TTL compatible	Pen-up is software selectable (0 or 1). Open collector output; max 12 V
	Plot time per dot	20 ms2000 ms	Software selectable
	Plot sequence	Channel A first	In dual channel operation; With more registers starting with the lowest number.

	CHARACTERISTICS	SPECIFICATION	ADDITIONAL INFORMATION
2.16	AUXILIARY INPUTS OR	OUTPUTS	
	* Z-MOD ViH ViL	> 2,0 V < 0,8 V	TTL-compatible. Blanks display. Max. intensity Analogue control between ViH and ViL is possible.
	* CAL Output voltage Frequency	1,2 V +/- 1 % 2 kHz	To calibrate drop or tilt probes. Rectangular output pulse. The output may be short-circuited to ground.
2.17	ENVIRONMENTAL CHARA	CTERISTICS	
	The environmental	data mentioned in th	is manual are based on the re-


The environmental data mentioned in this manual are based on the results of the manufacturer's checking procedures.

Details on these procedures and failure criteria are supplied on request by the PHILIPS organisation in your country, or by PHILIPS, INDUSTRIAL AND ELECTRO-ACOUSTIC SYSTEMS DIVISION, EINDHOVEN, THE NETHERLANDS.

*	Meets environ- mental require- ments of:	MIL-T-28800 C, type III, CLASS 5 Style E	
*	Temperature Operating temp. range within specification	10° - 40°C	MIL-T-28800 C par. 3.9.2.3. tested, par. 4.5.5.1.1.
	Limits of ope- rating tempera- ture range	0 - 50°C	Idem.
	Non-operating (Storage)	- 40°C/+ 75°C	MIL-T-28800 C par. 3.9.2.3. tested, par. 4.5.5.1.1.
*	Max. humidity operating non-operating	95% RH	
*	Max. altitude		MIL-T-28800 C par. 3.9.3.
	Operating	4,5 km (15000 feet)	tested, par. 4.5.5.2.  Maximum (Operating temperature derated 3°C for each km, for each 3000 feet, above sea level).
	Non-operating (storage)	12 km (40 000 feet)	20,017,

CHARACTERISTICS	SPECIFICATION	ADDITIONAL INFORMATION
* Vibration (ope- rating)		MIL-T-28800 C par. 3.9.4.1. tested, par. 4.5.5.3.1.
Freq. 515 Hz Sweep Time Excursion (p-p) Max Acceleration	7 min.  1,5 mm 7 m/s <sup>2</sup> (0,7 x g)	@ 15 Hz
Freq. 1525 Hz Sweep Time Excursion (p-p) Max Acceleration	3 min.  1 mm 13 m/s <sup>2</sup> (1,3 x g)	@ 25 Hz
Freq. 2555 Hz Sweep Time Excursion (p-p)		
Max Acceleration	0.5  mm $30 \text{ m/s}^2 (3 \text{ x g})$	@ 55 Hz
Resonance Dwell	10 min.	@ each resonance freq. (or @ 33 Hz if no resonance was found). Excursion, 9.7.1. to 9.7.2.
* Shock (operating)		MIL-T-28800 C par. 3.9.5.1. tested, par. 4.5.5.4.1.
Number of shocks total each axis Shock Wave-form Duration Peak Acceleration	18 6 Half sine-wave 11 ms 300 m/s <sup>2</sup> (30 x g)	(3 in each direction).
* Bench handling  Meets requirements of	MIL-STD-810 method 516, proced. V	Mil-T-28800 C par. 3.9.5.3. tested, par. 4.5.5.4.3.
* Salt Atmosphere		MIL-T-28800C par. 3.9.8.1 tested, par. 4.5.6.2.1.
Structural parts meet require- ments of	MILT-STD-810 method 509, pro- ced. I salt so- lution 20%	
* EMI (Electronic Magnetic Inter- ference) meets require- ments of		Applicable requirements of part 7: CE03, CS01, CS02, CS06, RE02, RS03
	VDE 0871 and VDE 0875 Grenzwert- klasse B	

	CHARACTERISTICS	SPECIFICATION	ADDITIONAL INFORMATION
	* Magnetic Radia- ted Susceptibi- lity Maximum De- flection Factor		Tested in conformity with IEC 351-1 par. 5.1.3.1.  Measured with instrument in a homogeneous magnetic field (in any direction with respect to instrument) with a flux intensity (p-p value) of 1,42 mT (14,2 gauss) and of symmetrical sine-wave form with a frequency of 4566Hz.
2.18	SAFETY		
	* Meets require- ments of	IEC 348 CLASS I VDE 0411 UL 1244 CSA 556 B	Except for power cord, unless shipped with Universal European power plug. Except for power cord, unless shipped with North American power plug.
	* Max. X-Radia- tion		Measured @ 5 cm from surface of instrument for a target area of 10 cm <sup>2</sup>
	* Recovery time	15 min.	$-10^{\circ}$ C $\longrightarrow$ + $25^{\circ}$ C ambient
		30 min.	temp. $-20^{\circ}\text{C} \longrightarrow + 25^{\circ}\text{C}$ ambient
		45 min.	temp. $-30^{\circ}\text{C} \longrightarrow + 25^{\circ}\text{C}$ ambient
		60 min.	temp. $-40^{\circ}C$ $\longrightarrow$ + $40^{\circ}C$ ambient temp.



# 3. INTRODUCTION TO CIRCUIT DESCRIPTION AND BLOCK DIAGRAM DESCRIPTION

# 3.1 INTRODUCTION TO CIRCUIT DESCRIPTION

#### 3.1.1 General


The functioning of the circuits is described per printed-circuit board (p.c.b.). For every p.c.b. a separate chapter (4-19) is available containing the lay out of the p.c.b., the associated circuit diagram(s), the circuit description and a signal name list.

# 3.1.2 Explanation of signal name set-up

Signal name consists of two parts:

- a functional part of maximal 6 characters

- a realisation part of 2 characters




The realisation part is optional. If it is used then the functional parts should consist of 6 characters. If necessary dummies (minus sign) are used in the functional part, to make it 6 characters long.

The first character of the realisation part has the following meaning:

- H: active high signal
- L: active low signal
- X: irrelevant (e.g. counter outputs)

The second character of the realisation part is used to identify signal levels:

- A: analogue
- C: CMOS 12 V or 15 V
- D: CMOS 5 V
- E: ECL -4,5 V or -5,2 V
- T: TTL 5 V or HCT



Sometimes the functional part can also be used for a serial numbe e.g. to indicate a buffered version of a signal.

Example: CHPT--Ø1

board e gram(s),				
gram(s),				
nal s sign)				
aning:				
				·
er				
	,			






Figure 3.1 Block diagram, analog part





3-12

Signal name list:

The digital unit description in Chapters 12...19 contains a list with the signal names used in that unit given in alphabetical order. After each name, a description is given and on which unit the signal is generated.

Only if the signal is generated on the unit itself, are the other units on which the signal is used (signal destination(s)) mentioned, otherwise a minus sign is filled in.

If the signal flows over more units in sequence, the path is indicated.

Some signals may have more signal sources, because the sources have open-collector output circuits, or 3-state output circuits. In this case the sources are mentioned, separated with a plus (+) sign. The unit where the signal is generated is always indicated as signal source.

A number of power supply lines and ground lines are not mentioned on the signal name lists because they appear in almost every unit.

# 3.1.3 Location of electrical parts

The item numbers of C...., R...., V...., N...., D.... and K.... have been divided into groups which relate to the circuit and the printed-circuit board according to the following table:

Item number	Unit no.	Printed-circuit board
1000-1999 2000-2999 3000-3999 4000-4999 5000-5999 6000-6999 7000-7999 8000-8999 100- 100 200- 299 300- 399 400- 499 500- 599 600- 699	A1 A2 A3 A4 A5 A6 A7 A8 A11 A12 A13 A14 A15	Attenuator unit Pre-amplifier unit XYZ amplifier unit Time base unit CRT control unit Power-supply unit Front unit LCD unit IEEE unit CPU unit DCL unit ACL unit ADC DAC unit Adaptation unit
700- 799 800- 999	A17 A18	Mini CCD P <sup>2</sup> CCD unit

3-13/16

# 3.2 BLOCK DIAGRAM DESCRIPTION (see figure 3.1 and 3.2)

#### 3.2.1 Introduction

This block diagram description is based around all the important functional blocks and their interconnections. The interconnections between all p.c.b.'s are given in the interconnection diagram of figure 23.6. In order to assist in cross-reference with the circuit diagrams, the blocks include the item numbers of the active components they contain.

Furthermore, the blocks are grouped together per printed-circuit board, or a part of it. To facilitate reference, the names of the functional blocks are given in text in CAPITALS. Signal waveforms are also indicated at block interconnections where useful. In this instrument almost all the switches (UP-DOWN controls, softkeys and potentiometer UNCAL switches) influence the oscilloscope circuits via a microprocessor (uP) system.

# 3.2.2 Attenuator unit (unit A1)

The vertical channels A and B for the signals to be displayed are identical. Each channel comprises an input SIGNAL COUPLING for AC/DC, a HIGH IMPEDANCE ATTENUATOR which gives signal attenuation of xl-xl0 or xl00, an IMPEDANCE CONVERTER, a LOW IMPEDANCE ATTENUATOR which gives signal attenuation of xl-x2,5 or x5 and a GAIN xl-xl0 AMPLIFIER block, incorporated with the CONTINUOUS CIRCUIT. This block has a variable gain, influenced by the front-panel VAR control. The gain is also increased by xl0 in order to obtain 2-5 and 10mV settings.

Similar to the vertical channels, the external channel attenuator also has an input SIGNAL COUPLING, HIGH IMPEDANCE ATTENUATOR and IMPEDANCE CONVERTER in line. However, the external channel has only xl attenuation and no LOW IMPEDANCE ATTENUATOR. The output of the external channel is fed to both MTB and DTB EXT PRE-AMPLIFIERS.

All blocks that are capable of working in different modes are controlled by the control A or control B signals. These signals are generated by the CH.A CONTROL or CH.B CONTROL blocks.





Figure 3.2 Block diagram, digital part



ACL UNIT (A14)

3-20

## 3.2.3 Pre-amplifier unit and adaptation unit (unit A2 and A16)

The pre-amplifier unit incorporates the signal splitters for the vertical channels A and B, the trigger level view amplifier, the trigger circuits for the time base and the chopper oscillator circuit. Next the adaptation unit is mounted as a separate p.c.b. on the pre-amplifier unit. All these functions are controlled by the control XYP and XYA signals, generated by the X-Y CONTROL blocks.

### \* Vertical channels A and B:

Both channels are completely identical and receive their input signals from the ATTENUATOR UNIT. This signal is applied to the SIGNAL SPLITTER, which has two outputs:

- one output is applied to the SLOPE/TRIGGER SELECTION for the time base triggering.
- A second output is routed to the adaptation unit.

On the adaptation unit, vertical shift of the displayed signal is achieved by the front-panel POSITION control.

Switching between the real time path and the digital storage path is obtained in the A/D SWITCH block. The digital circuit is given in figure 3.2 and described separately.

Next, the output of the VERTICAL CHANNEL SWITCH is routed via the DELAY LINE DRIVER to the DELAY LINE.

The TRIGGER LEVEL VIEW channel enables display of the time base trigger level and can be used to determine the trigger point of the signal.

#### \* Trigger circuit:

The SLOPE/TRIGGER SELECTION block receives a trigger signal from one of the vertical channels A or B, from the EXT SIGNAL SPLITTER or from the LINE TRIGGER PICK-OFF.

Inverting of the trigger signal is controlled by the CXYA signals INVAM and INVBM to obtain the slope function.

Routed via the TRIGGER PRE-AMPLIFIER, block the signal is split up into different paths:

- after summation of the LEVEL signal, direct to the TRIGGER AMPLIFIER
- to the AUTO LEVEL block. This block contains the different trigger facilities and levelling of the trigger signal is influenced by the front-panel LEVEL control. The output of this path is routed again to the summation point to influence the direct trigger signal.
- to the X-DEFL AMPLIFIER for X-deflection facility. This block incorporates a phase correction circuit for the X-Y display.

The TRIGGER AMPLIFIER feeds the trigger signal to the time-base unit. The trigger signal from the summation point is also routed via the TRIGGER LEVEL VIEW AMPLIFIER to the vertical CHANNEL SWITCH stage to display the trigger point.

### \* Chopper oscillator circuit:

A square-wave signal for chopper blanking and vertical switching is generated in the CHOP OSCILLATOR. For chopper blanking the signal is routed to the Z PRE-AMPLIFIER on the time-base unit.

## 3.2.4 Time-base unit (unit A4)

This unit incorporates the time-base (TB), the horizontal amplifier and the Z amplifier circuit. All functions are controlled by the CXl and CX2 signals, generated by the HORIZONTAL CONTROL CIRCUIT blocks.

#### \* Time-base (TB):

The trigger signal can be either directly routed to the TIME-BASE CONTROL CIRCUIT or first routed via the TV TRIGGER SELECTION for the TV trigger coupling. When in the AUTO mode, in the absence of trigger signals, the time base will be free running.

The CURRENT SOURCE applies the sawtooth charging current to the sweep circuit. This block generates the time base sawtooth signal, which is routed to the HORIZONTAL DISPLAY MODE SWITCH..

The HOLD OFF and the ALT CLOCK PULSE blocks are also under control of the TIME BASE CONTROL CIRCUIT. Hold off time is varied by the front-panel HOLD OFF control. The output of the HOLD OFF block is routed to the TIME-BASE CONTROL CIRCUIT again.

The ALTCLN-pulse is applied to the PRE-AMPLIFIER UNIT.

### 3.2.5 XYZ unit (unit A3)

This unit comprises the final amplifiers for the vertical (Y) and horizontal (X) deflection and for the blanking (Z) circuit. In addition to this, the CRT control circuits are also incorporated in the unit.

### \* Final vertical amplifier:

The output signal from the pre-amplifier unit is first routed via the DELAY LINE to give sufficient delay to ensure that the steep leading edges of fast signals are displayed and then fed to the DELAY LINE COMPENSATION. This block compensates the signal fordistortion originating in the DELAY LINE before it is applied to the FINAL VERTICAL AMPLIFIER. The output of the FINAL VERTICAL AMPLIFIER feeds the vertical deflection plates of the CRT.

### \* Final horizontal amplifier:

The horizontal deflection signal is routed to the FINAL HORIZONTAL AMPLIFIER, the output of which feeds the horizontal deflection plates of the CRT.

## \* Blanking circuit:

The output signal from the Z PRE-AMPLIFIER of the time-base unit, that determines trace blanking or unblanking and modulation is routed to the FINAL Z-AMPLIFIER. After amplification the blanking signal is split into two paths:

- the h.f. signals are fed via a high voltage capacitor to grid Gl of the CRT.
- the l.f. signals are used to modulate the amplitude of an oscillator wave-form, which then passes via another high voltage capacitor and is demodulated in the DEMODULATOR block to retrieve the original signal.

Note that the original h.f. and l.f. signals are again recombined on the grid Gl.

#### \* CRT control circuits:

The FOCUS AMPLIFIER block is influenced by both front-panel FOCUS and INTENS controls to provide a focus that is independent of the intensity, and drives the focusing grid G3 of the CRT.

The -100 V BLACK LEVEL block provides the correct presetting of the cathode voltage.

The CRT BIAS gives a d.c. voltage to the grids G4 and G5 to provide an optional adjustment for geometry and astigmatism.

### 3.2.6 Power supply unit

The mains input voltage is filtered and then applied to the RECTIFIER block to obtain a d.c. voltage source. Another output of the LINE FILTER block is routed via the LINE TRIGGER PICK-OFF and serves as a MTB LINE trigger signal. The rectified mains source is routed to the FLYBACK CONVERTER, which generates the necessary voltages for the oscilloscope circuits. Each supply voltage is rectified in the RECTIFIERS block.

The LOW-voltage supplies are stabilized by the CONTROL circuit to the converter.

The +10 V REF supply serves as a low-voltage reference and is generated in the +10 V REFERENCE source block. This reference voltage is also fed to the different circuits on the power supply or in the oscilloscope.

The EHT CONVERTER generates the -14 kV for the post-accelerator anode of the CRT and the -2 kV for the cathode circuits.

### \* Auxiliary circuits:

The CALIBRATION GENERATOR generates the CAL voltage, which is applied to the output socket X1. The CAL voltage has a square-wave of 1,2 V p-p level with a frequency of 2 kHz.

The ILLUMINATION CIRCUIT determines the amount of current passed to the graticule illumination lamp of the CRT, controlled by the ILLUM control on the front-panel.

The TRACE ROTATION CIRCUIT determines the strength and sense of the current passed to the trace rotation coil around the neck of the CRT. The current is influenced by the front-panel screwdriver-operated TRACE ROT control.

# 3.2.7 P<sup>2</sup>CCD circuits and control logic (unit Al7 and Al8)

The  $P^2CCD$  unit incorporates two mini CCD units (one for each channel), the  $P^2CCD$  driver circuits and the  $P^2CCD$  output circuits. The two mini CCD units are mounted as separate units on the main board.

The vertical channels A and B for the signals to be displayed are identical. Each channel comprises an INPUT BUFFER, P<sup>2</sup>CCD, odd and even CIH (Clamp Integrate Hold) circuit and the ANALOGUE LEAKAGE CORRECTION.

Signals derived from the A/D switch on the adaptation unit are passing the  $P^2$ CCD circuits. These Profiled Peristaltic Charged Coupled Devices act as analogue shift registers which are able to store signal samples in a rhythm that depends on the selected time base speed. This rhythm is generated by the ACE (Advanced Customised ECL) and via the CLOCK DRIVERS applied to the  $P^2$ CCDs. For time-base speeds which cannot be handled by the ADC any more, the  $P^2$ CCD devices are used for time conversions. This means that signal samples can be sampled by the  $P^2$ CCDs in a high rhythm and later converted by an ADC circuit in a lower rhythm. This lower rhythm is generated by the READ OUT COUNTER. Each channel contains a  $P^2$ CCD which contains in its turn two sections of 256 signal samples.

The P<sup>2</sup>CCD is fully controlled by the ACE which delivers control signals and which also controls the CLOCK DRIVERS.

The output of the P<sup>2</sup>CCDs are applied to fast CIH circuits. These circuits are able to hold the signal information for a time that is long enough for the track-and-hold circuit to take them over. The CIH circuit is controlled by the CCD and ADC TIMING.

The ANALOGUE LEAKAGE CORRECTION corrects the signals for leakage.

#### 3.2.8 ADC circuit (unit Al5)

The signal derived from the P<sup>2</sup>CCD unit must first be clamped into the correct input signal for the ADC. This ADC converts this signal to an 8-bit digital word and is able to perform conversion with a maximum speed of 50 kHz. This conversion is controlled by the CCD+ADC TIMING.

### 3.2.9 Signal processing unit (unit Al3 and Al4)

The signal processing circuit consists of an AVERAGE AND INTERPOLATION circuit, an ACQUISITION circuit and a DISPLAY circuit. It takes data from the ADC, performs calculation on it and sends the data to the Y-DAC latch or it reads/writes the data from/to the microprocessor. The address of the data is put into the X-DAC latch.

The AVERAGE AND INTERPOLATION circuit averages the differences between the odd and even channels and calculates also 512 linear interpolated points between each of the 512 samples. The output data is transferred to the Y-DAC latch or to the memories.

During time intervals of 500 ns each, the different data transports occur in the following sequence:

- data is written in the ACQUISITION MEMORY, addressed by the ACQUISITION COUNTER.
- data is copied to the bidirectional latch in the CONTROL ARRAY.
- data is written in the DISPLAY MEMORY, addressed by the DISPLAY COUNTER.
- data is written in the Y-DAC LATCH.

Finally, during the last time interval the microprocessor is connected to the DISPLAY RAM via the DATA BUS LATCH and ADDRESS BUS BUFFER. The data from the microprocessor can influence several functions such as text, plot, dots, etc.

## 3.2.10 Y-DAC and X-DAC circuits (unit A15)

The Y-DAC and X-DAC convert the 8-bit data and 13-bit address information into analogue signals again. Glitches on the output of both DACs are removed by the DEGLITCHER. Next the signals are fed via a TRACK&HOLD circuit, dot-join circuit, VERTICAL CHANNEL SWITCH or HORIZONTAL MODE SWITCH to the analogue circuits.

## 3.2.11 Microprocessor system (unit Al2)

The microprocessor system mainly consists of a powerful 68008 uP, a RAM for data and a ROM containing the system software. The microprocessor is running at a frequency of 8 MHz provided by a CLOCK GENERATOR. This generator in its turn is driven by a 16 MHz crystal oscillator.

DECODERS decode a number of addresses resulting in the various address lines that are fed to the different circuits. Also the IIC busses are decoded.

A WATCHDOG/RESET circuit detects abnormal program sequences via an output port and resets the microprocessor via the RESET and HALT lines in order to restart the program again.

The STATUS input reads the different status information of the instrument for the microprocessor.

## 4. ATTENUATOR UNIT (A1)

### 4.1 VERTICAL ATTENUATORS

The A and B channel attenuators are identical: therefore only channel A is described.

All relay and FET switches are controlled by the microcomputer via the  $1^2\mathrm{C}$  bus. The TEA 1017 converts this serial DATA into the parallel control signals for all relay or FET switches. A list of the control lines for all attenuator settings is given in the table below.




Figure 4.1 Table of attenuator settings

The channel A attenuator consists of in five stages:

Input coupling, where depending on the relay Kl001 position, the input signal can either be d.c.-coupled (relay activated) or a.c.-coupled (relay not activated).

High impedance attenuator with three attenuator stages for the x1, x10 and x100 attenuation. The 1.f. part of each stage is split via a resistor divider and routed via N1001 and V1019 to the output of this stage, where it is re-connected with the h.f. part of the input signal. Potentiometers R1036 (TRACE jump) serves as a offset compensation for N1001.

	RELAY	FET	TRIMMER FOR L.F. SQUARE WAVE	L.F. RESISTOR DIVIDER
x1	K1004	V1011	C1033	
x10	K1003	V1006	C1029	R1007-R1011
x100	K1002	V1003	C1023	R1019-R1004

Note that, when "O" (GND-A) is selected, the output is connected to ground via FET V1016 and all other relay- and FET switches are switched off.

The impedance converter serves as an inverting buffer circuit for the high impedance attenuator. For the 1.f.-feedback the output signal of this stage is routed to the 1.f. summation point N1001-2.

The low impedance attenuator reduces the gain by x1, x2.5 and x5, depending on which relay is activated.

	RELAY	RESISTOR DIVIDER
xl	K1006	
x2.5	K1007	R1053 vs R1056, R1057 and R1058
<b>x</b> 5	K1008	R1053, R1056 and R1057 vs R1058

The continuous circuit (000203), the differential input voltages of which are fed to pins 4 and 5.
This stage comprises the following functions:

- Continuously variable control (pin 11).
- Gain xl (pin 2 and 3) with offset adjustment Rl064 (Rl164) and gain adjustment Rl069 (Rl169).
- Gain x10 (pin 6 and 7) with offset adjusting R1072 (R1172) and gain adjustment R1076 (R1176).
- x1/x10 control to select the 2,5 and 10 mV/DIV settings.

The differential output current from pin 13 and pin 14 is routed via a common-base circuit V1063, V1064 and applied to the pre-amplifier unit.

#### 4.2 EXTERNAL INPUT

The external input can be subdivided into four stages:

Input coupling, basically similar to the ch.A input coupling.

High impedance attenuator for the xl attenuator only, where the 1.f. square-wave can be adjusted with trimmer Cl206. The 1.f. part is routed to the summation point N1201-2. R1217 serves as an offset compensation for N1201. For 1.f.-feedback the output of the impedance converter is also routed to this summation point.

Note that the output of this stage is also a reconstituted version of the input signal.

Impedance converter, is basic similar to the ch.A impedance converter.

The differential amplifier V1211, V1212 converts the voltage from emitter-follower V1209 into the differential current signals EXT+ and EXT-. This signal is applied to the pre-amplifier unit and serves as external trigger signal or as an external deflection signal. The current for this stage is applied from current source V1213.




Figure 4.2 Attenuator unit p.c.b.




Figure 4.3 Circuit diagram of attenuator, ch.A




Figure 4.3 Circuit diagram of attenuator, ch.A





Figure 4.4 Circuit diagram of attenuator, ch.B







Figure 4.5 Attenuator unit p.c.b.



## 5. PRE-AMPLIFIER UNIT (A2)

The pre-amplifier unit consists of:

- Vertical pre-amplifier
- Trigger pre-amplifier
- Pre-amplifier control, incl. CHOPPER oscillator

Next, the adaptation unit Al6 is mounted on this board. This unit is described separately in chapter 17.

All control pulses for this unit are generated by the pre-amplifier control circuit, via the 12C bus (see Section 5.4).

#### 5.1 VERTICAL PRE-AMPLIFIER




Figure 5.1 The three stages of the vertical pre-amplifier

The vertical pre-amplifier consists of three stages.

The signal splitter (Q0205) receives its input signal for channel A (B) from the attenuator unit and copies this signal into two identical differential output current signals for:

- Vertical channel (pin 7 and 10)
- TB triggering (pin 5 and 12), see section 5.2.

The output of pin 7 and 10 is applied to the adaptation unit Al6.

Stage 2 (unit Al6), see the description of Al6.

Stage 3 (D2203) serves as delay line driver where the output current of both 000020 is converted into voltage signal applied to the delay line. The current for this stage and for D2201 and D2202 is fed via R2231 and R2246.

The current regulation for the common-mode circuit is achieved by transistor D2203 (12, 13, 14).

### 5.2 TB TRIGGER PRE-AMPLIFIER

Trigger possibilities are:

Signal		ted by:	Inverted by:		
 name	routed to	name	routed to	name	routed to
TRAM+, TRAM- TRBM+, TRBM- EXT-, EXT+ LINE		AM BM EXTM LNM	D2302(10) D2302(11) D2303(10) D2303(11)	INVAM INVAM INVAM	D2302(2) D2302(7) D2303(2) D2303(7)

D2301 serves as a signal splitter and receives its input signal from the attenuator unit. This input current signal is copied into a identical differential output current signals for EXT MTB signal (pin 6 and 11)

The symmetrical output currents from D2302 (13, 14) and D2303 (13, 14) are converted into a symmetrical voltage again in the common-base circuit V2316, V2319 followed by a shunt feedback circuit V2318 and V2321. Note that the sensitivity at the collectors of V2318 and V2321 is 110 mV/DIV.

At this point the signal path is divided into:

- a trigger path, fed to both V2333 and V2334, where depending on the current to the base, levelling of the trigger signal is obtained. Two separate series feedback circuits take care of voltage-to-current conversion:
  - \* V2341 and V2342 for time-base triggering.

    The trigger output signal, TRIGM- and TRIGM+ are fed to the time-base unit A4.
  - \* V2347 and V2349 for trigger level view.

    This symmetrical output can be balanced by potentiometer R2407.

    The TRIGV+ and TRIGV- signals are fed to the adaptation unit Al6.

Integrated circuit D2304 serves as an auto level circuit. The following functions are possible.

### a. Peak-peak

In this case the amplitude of the trigger signal applied to D2304 (3,7) is measured by peak-peak detectors on D2304 (2,4,6,8). The output current from D2304 (14,15) is dependent on the peak-peak level and is adjustable with the LEVEL control R7012, connected to D2304(1).

#### b. Triggering

In this case the level range is 16 div. The level is adjustable with R7012 and the current variation on D2304 (14,15) can be varied between +or-0.6mA.

### c. TV triggering

The level control is made ineffective. In TV triggering, the LEVEL must be set to a fixed value. This is done by applying a high level current to pin 1 via diode V2326.

### d. Auto

In auto the signal LEVEL ZERO is high and via diode V2325 the output level D2304 (15) is asymmetrical with output level D2304 (14). Thus the maximum signal amplitude is 2 Vp-p.

- an external deflection path, routed via the series feedback circuit V2356 and V2357, the X DEFL+ and X DEFL- signals are fed to the time base unit A2.

R2416, R2422 and C2350 gives phase correction for the X-Y display.

### 5.3 PRE-AMPLIFIER CONTROL

The pre-amplifier control converts the data from the  $1^2\mathrm{C}$  bus (SDA and SCL), derived from the microcomputer, into the control pulses for the pre-amplifier unit. To eliminate interference the SDA and SCL lines can be switched off via D2601.

This integrated circuit serves as a digital switch, controlled by the VERT IIC line. Logic high connects the outputs D2601(4,14,15) to the input "1" contact (switched on); logic low connects the outputs to the "2" contact (switched off) and gives SDA a logic low level and SCL a logic high level.

When D2601 is switched on, the serial data information is converted into parallel control pulses via D2602 and D2603, provided that D2602 is enabled (D2602-5 is high). The control lines are active when the level of the line is high.

Output Q12-D2602(9) serves as a power up not line for D2603: when the oscilloscope is in the power-up routine, Q12 is high and resets D2603. After the power-up routine, Q12 goes low and enables D2603.

Integrated circuit D2603 relieves the microcomputer of a number of such functions as:

- chop/alt
- trigger select
- time-base select (fed to time base unit A4)

Adaptation of this I.C. to the oscilloscope version is made by the ADO and ADI inputs D2603(15,16).

For this oscilloscope, ADO must be HIGH and AD1 must be LOW.

Timing for alternate and chopped mode is derived by the ALTCLN and CHOPCL pulses.

The chopper oscillator formed by V2611 and V2612 supplies a square wave voltage of 1,5 Vp-p with a frequency of 1 MHz.

This frequency is defined by two current loops:

- Il is determined by: V2612(c-e), C2611, R2627 and R2625.
- I2 is determined by: V2611(c-e), C2611, R2628 and R2625.

The duty cycle (I1/I1+I2) is 12% approx.

The square wave on the collector of V2612 serves as a chopper clock pulse for D2603 and gives a 500 kHz display for 2 channels CHOP, 333 kHz display for 3 channels CHOP and 250 kHz for 4 channels CHOP (A-B-TRIG VIEW-ADD).

Note that D2603(8) serves as the chopper switch, which is high when the CHOP softkey is depressed.






Figure 5.2 Pre-amplifier unit p.c.b.




Figure 5.3 Circuit diagram of pre-amplifier, channel switch and delay line driver




Figure 5.3 Circuit diagram of pre-amplifier, channel switch and delay line driver





Figure 5.4 Circuit diagram of pre-amplifier, trigger switch



5-10




Figure 5.5 Pre-amplifier unit p.c.b.




Figure 5.6 Circuit diagram of pre-amplifier, logic control

MAT 3004 87 1016

	e .
	·
•	

## 6. XYZ-AMPLIFIER UNIT (A3)

### 6.1 INTRODUCTION

Unit A3 incorporates two separate pcb's which are connected via X3001. One pcb includes among other things the CRT socket and is connected at the rear of the CRT. The other pcb comprising the proper final X and Z amplifiers is situated at the upper side of the CRT. For ease of description, unit A3 is described as one unit.

The XYZ-amplifier unit consists of:

- Final vertical (Y) amplifier.
- Final horizontal (X) amplifier.
- Final unblanking (Z) amplifier, incl. CRT.

#### 6.2 FINAL VERTICAL (Y) AMPLIFIER

The final Y-amplifier receives its signal from the delay line and supplies the correct vertical signal to the Y-deflection plates of the CRT. For this the signal is processed in four stages:

- V3001, V3002 as a series feedback amplifier, including a delay line compensation network and potentiometer R3007 controlling current source V3003 for correction of any unbalance in the Y-deflection plates of the CRT. These circuits are connected between the emitters of both transistors.
  - In this stage the input voltage is converted into a current signal.
- V3004, V3006 as a shunt feedback amplifier, which gives a voltage signal to the next stage.
- V3008, V3009 as a series feedback amplifier, including a final RC-correction network and potentiometer R3038 for gain adjustment to compensate the different CRT sensitivities. V3007 supplies a constant current of 60 mA, i.e. 30 mA for each side. Note that the output again supplies a current signal.
- V3011, V3012 as a common-base amplifier for buffering the final Y-amplifier to the Y-deflection plates. The maximum amplitude on each deflection plate is:  $30 \text{ mA} \times 655 \text{ E} = 20 \text{ V}$  approx.

### 6.3 FINAL HORIZONTAL (X) AMPLIFIER

The input current for X-deflection is obtained from the time-base unit (ref: X- and X+) and processed in three stages, with circuits in the following configurations:

- V3101, V3102 as a common-base amplifier. The current "I" on the collector of both transistors determines the voltage across R3102 and R3116. This voltage is about 1,5 V p-p and feeds the next stage.
- V3103, V3106 as a series feedback amplifier, including a RC-correction network for optimum linearity of the trace and potentiometer R3118 for x1 amplifier adjustment, mounted between the emitters of both transistors. V3104 serves as current source.

- V3112, V3114 are connected as a shunt feedback amplifier, with resistors R3126 and R3134 as the feedback resistors. The transistor source are emitter followers V3109, V3111. This circuit serves as the actual final amplifier, which converts the deflection current into the proper deflection voltage for the X-deflection plates of the CRT. Transistors V3108, V3116 supply the bias current for the circuit.

## 6.4 FINAL BLANKING (Z) AMPLIFIER AND CRT

The blanking current derived from the Z pre-amplifier of the time-base unit is routed via common base amplifier V3200 and emitter-follower V3201 to the shunt-feedback amplifier V3202. This stage is fed by current source V3203, which gives a constant current of 4 mA. The voltage on the collector of V3202 can vary between +5 V for unblanking and -35 V for fully blanking.

This Z-pulse may contain d.c., l.f. and h.f. components to be applied to grid Gl of the CRT. Since Gl is at a cathode potential of -2000 V, blocking capacitors are required between Gl and the Z-amplifier output. The h.f. component is directly routed via blocking capacitor C3211 to Gl.

However, the d.c. and 1.f. components are blocked, so these components are first modulated on a 200 kHz carrier signal by V3207 and V3208 to pass blocking capacitor C3209. Then the signal is demodulated again by V3209 and V3211. Finally, the reconstituted d.c. and l.f. components are added to the h.f. component.

Transistor V3251 forms a nominal 70 V zener circuit which provides the voltage difference between the cathode and Gl of the CRT. This bias voltage ensures blanking when there is no input signal. For adaptation to each CRT, this voltage can be varied between about 40 V and 100 V by means of R3252 (BLACK LEVEL). Resistor R3254 maintains the filament at the same potential as the cathode.

Any ripple on the cathode voltage is fed-back via transistor V3213 to the input of the Final Z-amplifier and added to the blanking signal. This means that the differential voltage between Gl and the cathode of the CRT is always fixed. Because this differential voltage determines the intensity of the spot, as a result, the intensity is almost independent of the ripple.

The amplifier stage V3253, V3254 and V3256 provides amplification for the range of the FOCUS control. The range of 0...+10 V gives a final range on G3 of the CRT of -1350 V ... -1600 V.

Resistor R3257 connects the INTENS control to the focus adjustment to maintain a sharply defined trace at varying brightness.

For optimum presetting of the GEOMETRY, the voltage on G5 of the CRT is set to a fixed level of -30 V. The ASTIGMATISM can be varied by means of potentiometer R3267.




Figure 6.1 XYZ amplifier p.c.b.




Figure 6.2 Circuit diagram of XYZ amplifiers, final X and Y amplifiers




Figure 6.2 Circuit diagram of XYZ amplifiers, final X and Y amplifiers




Figure 6.3 XYZ amplifier unit p.c.b.




Figure 6.4 Circuit diagram of XYZ ampli




Figure 6.4 Circuit diagram of XYZ amplifiers, Z amplifier and CRT circuit

33111 | 339 | 33111 | 33111 | 33111 | 33111 | 33111 | 33111 | 33111 | 33111 | 33111 | 33111 | 33111 | 33111 | 33111 | 33111 | 33111 | 33111 | 33111 | 33111 | 33111 | 33111 | 33111 | 33111 | 33111 | 33111 | 33111 | 33111 | 33111 | 33111 | 33111 | 33111 | 33111 | 33111 | 33111 | 33111 | 33111 | 33111 | 33111 | 33111 | 33111 | 33111 | 33111 | 33111 | 33111 | 33111 | 33111 | 33111 | 33111 | 33111 | 33111 | 33111 | 33111 | 33111 | 33111 | 33111 | 33111 | 33111 | 33111 | 33111 | 33111 | 33111 | 33111 | 33111 | 33111 | 33111 | 33111 | 33111 | 33111 | 33111 | 33111 | 33111 | 33111 | 33111 | 33111 | 33111 | 33111 | 33111 | 33111 | 33111 | 33111 | 33111 | 33111 | 33111 | 33111 | 33111 | 33111 | 33111 | 33111 | 33111 | 33111 | 33111 | 33111 | 33111 | 33111 | 33111 | 33111 | 33111 | 33111 | 33111 | 33111 | 33111 | 33111 | 33111 | 33111 | 33111 | 33111 | 33111 | 33111 | 33111 | 33111 | 33111 | 33111 | 33111 | 33111 | 33111 | 33111 | 33111 | 33111 | 33111 | 33111 | 33111 | 33111 | 33111 | 33111 | 33111 | 33111 | 33111 | 33111 | 33111 | 33111 | 33111 | 33111 | 33111 | 33111 | 33111 | 33111 | 33111 | 33111 | 33111 | 33111 | 33111 | 33111 | 33111 | 33111 | 33111 | 33111 | 33111 | 33111 | 33111 | 33111 | 33111 | 33111 | 33111 | 33111 | 33111 | 33111 | 33111 | 33111 | 33111 | 33111 | 33111 | 33111 | 33111 | 33111 | 33111 | 33111 | 33111 | 33111 | 33111 | 33111 | 33111 | 33111 | 33111 | 33111 | 33111 | 33111 | 33111 | 33111 | 33111 | 33111 | 33111 | 33111 | 33111 | 33111 | 33111 | 33111 | 33111 | 33111 | 33111 | 33111 | 33111 | 33111 | 33111 | 33111 | 33111 | 33111 | 33111 | 33111 | 33111 | 33111 | 33111 | 33111 | 33111 | 33111 | 33111 | 33111 | 33111 | 33111 | 33111 | 33111 | 33111 | 33111 | 33111 | 33111 | 33111 | 33111 | 33111 | 33111 | 33111 | 33111 | 33111 | 33111 | 33111 | 33111 | 33111 | 33111 | 33111 | 33111 | 33111 | 33111 | 33111 | 33111 | 33111 | 33111 | 33111 | 33111 | 33111 | 33111 | 33111 | 33111 | 33111 | 33111 | 33111 | 33111 | 33111 | 33111 | 33111 | 33111 | 33111 | 33111 | 33111 | 33111 | 33111 | 33111 | 33111 |

| C3001 | R3001 | R3002 | R3002 | R3002 | R3003 | R300

ъ.

## 7. TIME-BASE UNIT (A4)

The time-base unit consists of:

- Trigger amplifier
- Timing circuit
- Sweep generator
- X DEFL amplifier, incl. display mode switch
- Horizontal pre-amplifier
- Z amplifier

As a supplement, the timing diagram for several conditions of the time base is given in section 7.6.

All control pulses for this unit are generated by the time-base control circuit, via the I<sup>2</sup>C bus. Integrated circuits D4001 and D4002 convert this series DATA into the parallel control pulses, provided that DLEN TB1, and DLEN TB2 are HIGH.

#### 7.1 TRIGGER AMPLIFIER

### \* TB triggering:

The symmetrical trigger current signals TRIGM+ and TRIGM- are derived from the pre-amplifier unit and converted into the asymmetrical trigger voltage via the shunt feedback amplifier V4003 and V4006. The amplifier of this trigger signal is the summation of the voltage swings across R4002 and R4003, which are proportional to the current swing of TRIGM+ and TRIGM-.

### \* TV triggering:

When the signal TVMTB goes LOW, the normal trigger path is blocked via V4005 and V4007 and the trigger signal is routed via the TV trigger stage V4009...V4018. Transistor V4009 serves to clip the synchronisation pulse and LINE/FRAME selection is obtained by 4016.

## 7.2 TIMING CIRCUIT (see figure 7.1)

The timing for the entire time-base circuit is obtained by D4103 together with its associated components.




Figure 7.1 D4103 configuration

D4103 has the following relevant pin connections:

Pin	Name	INPUT-OUTPUT	Description
1	SINGLE	TTL-input	Selects the single time-base mode.
2	RESET	TTL-input	Stops the sweep and starts the hold off sweep.
3	AUTO	TTL-input	Selects the AUTO trigger mode, the time base is free-running after the last trigger pulse.
4	TESTIN	TTL-input	Selects the possibility to drive several functions (TESTOUT) in combination with SINGLE and RESET.
5	TESTOUT	TTL-output	
6	X DEFL	TTL-input	Activates the Z1 and Z2 outputs.
7	Vbb	-	+1,5 V supply input.
8	AUTOTIME	input	RC-time determination (100 ms) for the AUTO trigger mode.
9	BSXMTB	TTL-output	Discharges the TB-sweep capacitor(s).
10	SMTB	SCHMITT-input	Determines the end of the TB-sweep.
11	TMTB	SCHMITT-input	Determines the start of the TB-sweep.
12	Z2	TTL-out put	Determines the blanking of the CRT.
13	Z1	TTL-output	Determines the blanking of the CRT.
14	GND	-	Ground.
15	Vcc	-	+5 V supply input.
16	DTB1	-	not used
17	DTB2		not used, connected to ground.
18	TDTB	-	not used
19	BSXDTB	-	not used
20	SDTB	-	not used
21	BSXHO	TTL-out put	Determines the ALT clock pulse
22	SHO	SCHMITT-input	Determines the end of the Hold-off sweep.
23	DTBS	-	not used; connected to +5 A.
24	EOS	-	Not used; connected to +5 A.
25	TBS	TTL-input	Determines the TB-unblanking (HIGH)
26	TORS	TTL-input	Determines the STARTS condition (LOW) or TRIG'D condition (HIGH) of the DTB.
27	F1	TTL-input }	Determines the time base display
28	F2	TTL-input }	mode (both LOW).

NOTE: All SCHMITT-inputs are at +2,5 V level.

### 7.3 SWEEP GENERATORS

\* TB sweep generator (see figure 7.2):




Figure 7.2 Simplified diagram of the time-base sweep generator

The sawtooth charging current  $R414\overline{3}$  (and  $R414\overline{4}$ ) determines the sweep speed via C4113 (+C4114).

The circuit is controlled by the following address lines:

- MAO...MA2, for interconnection of D4102-3 to an input pin, thus giving six different voltage levels U1 with respect to +14,6 V.
- MREED, for addition of R4144 to the sawtooth charging circuit.
- MC, for addition of C4114 to the sawtooth charging circuit and for switching over between calibration pot.meters R4107 (50ns...100us) and R4108 (200 us...0,5 s).

The voltage U1 can be continuously varied by moving the VAR TB control R7009 from the CAL position. Thus a sweep variation of 1:2,5 can be obtained.

The	function	table	for	the	sweep	generator	is	given	below:
Tile	Lunction	Laule	TOT	CILC	o weep	SCHOLACOL	~ 0	0-700	

sweep speed	MA2	MA1	MA0	MREED	MC
50 ns	1	1	1	0	0
_	0	î	Ō	0	Ŏ
.1 us .2	0	ō	ì	Ö	0
.5	ŏ	Ö	0	0	0
1	ő	1	1	0	0
	i	0	0	1	0
2 5	1		1	1	0
10	0	1 1	0	1	0
20	0	0	1	1	0
50	0	0	0	1 1	0
.1 ms	0	1	1	1	0
. 2	1	0	0	0	1
.5	1	1	1	0	1
1	0	1	0	0	1
2	0	0	1	0	1
2 5	0	0	0	0	1
10	0	1	1	0	1
20	1	0	0	1	1
50	1	1	1	1	1
.1 s	0	1	0	1	1
. 2	0	0	1	1	1
.5	0	0	10	1	1

NOTE: When MREED is low, then RELAY is switched on.

The sawtooth current is fed to the buffer circuit, where the h.f. sweep components (to 2 usec) are routed via C4116 and V4118, V4119. The 1.f. sweep components (0,5 sec...2usec) is routed via N4103.

Finally the time-base sweep voltage is applied to the horizontal display mode switch.

#### \* Hold-off circuit:

During the time base sweep, capacitor C4304 is discharged. In the lower sweepspeeds (lower then 10us) capacitor C4302 is also discharged via V4306. After the sweep, the capacitor(s) are charged via current source V4304 until the voltage across C4304 reaches the +2,5 V level. This voltage is applied to D4103 as the SHO signal and determines if the time base can generate a new sweep.

Depending on the HOLD OFF control potentiometer R7011 adjustment, a part of the charging current leaks away via V4301 and thus continuously variation of the charging time (i.e. hold-off time) is obtained. When BSXMTB goes LOW, the time base starts to run again and at the same time C4304 (and C4302) are discharged again via V4309.

#### 7.4. X DEFL AMPLIFIER AND DISPLAY MODE SWITCH

### \* X DEFL amplifier:

The circuit for converting the symmetrical X DEFL+ and X DEFL- signals into the asymmetrical voltage, applied to the display mode switch is identical to the trigger input. However, this circuit can be switched-off by diodes V4500 and V4505, provided that the X DEFL signal is HIGH.

### \* Horizontal display mode switch:

The three deflection signals for real time base, digital time base or X deflection are switched to the horizontal pre-amplifier via diode switches. These switches are under control of the signals X DEFL and TBS. The output of the circuit is applied to R4701 on the horizontal pre-amplifier stage. The logic table is given below:

X DEFL	TBS	Output
1	*	X DEFL signal
0	0	Digital time base
0	1	Real time base

#### 7.5 Z-AMPLIFIER

#### \* Z-switch:

The Z-switch N4601 is configured as two differential amplifiers with a common current output to R4625. The stage is supplied by a constant current source via pin 1 and pin 8. The inputs Z1 and Z2 are derived from the timer stage D4103 and determine the unblanking of the CRT. For this oscilloscope Z1 and Z2 must be HIGH for normal intensity of the time base signal.

The amplitude of the Z-current can be varied by the front-panel INTENS control R5001. The slider of this control potentiometer drives the base pin 2 and pin 7 of both current sources.

To prevent burn-in of the CRT in the lower sweep speeds 0,5 sec...50 usec, signal ZB is LOW and reduces the voltage to pin 2 and pin 7.

Signal ZA is a software-controlled pulse to blank the trace when the AMPL/DIV switch is used.

### \* Z Pre-amplifier:

In normal condition, the fully current for CRT blanking derived from N4601 is routed via R4625, V4612 and R2628 to the XYZ Amplifier A3.

However, there are two conditions for additional blanking:

- In the chopped mode of the vertical channels the display is blanked during switching over between channels. This happens by connecting the CHOPBLN pulse to V4611. When this pulse is HIGH, transistor V4611 conducts and a part of the blanking current flows via V4611 e-c to the +5 kV rail.
- if a HIGH level is applied to the external Z MOD input on the rear panel, this signal causes conducting of V4616 so that a part of the blanking current flows via V4616 e-c to the +5 kV rail.

## 7.6 TIMING DIAGRAM

The following figure gives the timing diagram for D4103 for a free running time base sweep.




Figure 7.3 Free-running sweep-timing diagram




Figure 7.4 Time-base unit p.c.b.




Figure 7.5 Circuit diagram of time-base, trigger amplifier




Figure 7.5 Circuit diagram of time-base, trigger amplifier






Figure 7.6 Circuit diagram of time-base, sweep circuit and final X-amplifier



7-14



MAT3012 871016

Figure 7.7 Time-base unit p.c.b.

# 8. CRT CONTROL UNIT (A5)

This unit incorporates the potentiometers that control the CRT functions. These potentiometers are INTENS (R1), screwdriver operated control TRACE ROT (R2), FOCUS (R3) and ILLUM (R4). The range of these potentiometers is between 0 V and  $\pm$ 10 V. The way these potentiometers influences the associated circuit is described together with the description of the relevant circuit part.




Figure 8.1 Circuit diagram of CRT control




Figure 8.2 CRT control unit p.c.b.



### 9. POWER SUPPLY UNIT (A6)

Basically, the power supply unit consists of:

- input circuit
- converter circuit
- secondary output rectifiers
- HT supply
- CAL oscillator
- CRT control circuit

#### 9.1 INPUT CIRCUIT

The instrument may be powered from a nominal mains voltage of 90 V...264 V a.c.

The mains voltage is primary protected by a fuse of 1 AT, which is located on the rear of the instrument.

After rectification by the diode bridge V6001...V6004 a d.c. voltage is applied to the converter circuit. This voltage is smoothed by capacitors C6007, C6008 and choke L6001. Depending on the mains voltage, the rectified voltage is 120 V...370 V.

A fixed part of the mains voltage serves as a LINE-trigger signal. The amplitude of the LINE trigger signal is 1/22x MAINS.

NOTE: The LINE trigger signal is not present when a d.c. voltage serves as MAINS.

# 9.2 CONVERTER CIRCUIT (see figure 9.1 and figure 9.2)

The flyback converters consists of transistor V6014 and V6018 and their associated components. The converter frequency depends on the LINE IN amplitude and is for 110 Vac: 30 kHz approx and for 220 Vac: 45 kHz approx.

Transistors V6014 and T6018 conduct on the forward stroke and charge transformer T6001. The thyristor V6013 fires when the voltage on the gate reaches the firing level (0,6 V approx). Consequently, V6018 blocks - V6014 blocks, for the duration of the flyback stroke, during which the secondary windings discharge via the diode rectifiers into the smoothing capacitors. The NTC resistor R6009 provides temperature compensation for the firing point of the thyristor.

During the flyback, capacitor C6009 charges again via the path T6001-1,V6012, V6009, R6004, C6009, L6002 and T6001-2.

The voltage stabilizer with transistor V6009 gives a square-wave to the gate of transistor V6014 with a maximum amplitude of 15 V.

The dv/dt limiter with L6004, L6006, V6017 and V6019 serves to eliminate the switching spikes present on the collector of V6018 (measuring point X46).




Figure 9.1 Converter circuit




Figure 9.2 Timing diagram converter circuit

### 9.3 SECONDARY OUTPUT RECTIFIERS

The output voltages taken from the secondary windings of transformer T6001 are rectified by diodes and smoothed by capacitors in conventional circuits.

A "CROWBAR" circuit with transistor V6137 and V6112 protects the +5 V supply.

When the +5 V level is too high, transistor V6137 (and V6112) conduct and the power supply goes into short circuit mode.

A voltage protection circuit using V6134, V6136 and V6112 protects against overloads protection. When the power supply is overloaded, these components conduct and the power supply goes into in the short-circuit mode.

### 9.4 HT SUPPLY




Figure 9.3 HT oscillator

The HT supply consists of an oscillator and a regulator circuit. Transformer T6201 determines the frequency (50 kHz approx.) of the oscillator. The output signal voltage on the secondary winding of T6201 is rectified by diode V6209 and smoothed by C6211. The -2,1 kV is also converted to -14,5 kV in the HT multiplier D6201 and routed via connector X6030 to the post-acceleration anode of the CRT.

To regulate this HT voltage the -2~kV is fed to the input of OP-AMP N6002.

The output level of N6002 determines the energy to T6201, and thus the amplitude of the HT-voltage.

## 9.5 CALIBRATOR

The calibrator circuit consists of two analogue switches D6501(8-9) and D6501(11-12) controlled by the active HIGH enable inputs 6 and 12 respectively, that are connected as an 2 kHz astable oscillator. Capacitor C6502 and resistor R6504 determine the 2 kHz frequency. The oscillator outputs, applied to enable inputs 5 and 13 of the second stage are in anti-phase with each other. Depending on the level of input 5 and 13, the CAL voltage will have a 1,2 V level or a 0 V level.

•		




Figure 9.4 Power supply unit p.c.b.




Figure 9.5 Circuit diagram of power supply

					i
					·
•					
					•
		,			

#### 10. FRONT UNIT (A7-A8)

The front unit consists of:

- the key-matrix
- the front controls and indicator
- the LCD display

### 10.1 KEY-MATRIX

The key matrix is connected to two remote 8 bit I/O ports. ROW 1...8 is applied to D7001 and COLUMN 1...8 is applied to D7002. Depending on the softkey which is depressed, a certain ROW and COLUMN will be influenced. This is read by the SDAØ line and thus by the microprocessor.

The lines ROW 1, COL 1, COL 3, COL 5, COL 6 and COL 7 are also connected to the cursor unit A9 and read the cursor softkeys.

### 10.2 FRONT CONTROLS AND INDICATOR

The front-panel controls give a voltage between 0...10 V to the various circuits. To determine the UNCAL position of VAR A, VAR B or VAR DC, the dc voltages on the slider of the potentiometer are applied to comparator N7001. When the voltage level of the control is lower than 0,7 V, the I C bus reads a logic high. Then the microprocessor adapts the LCD display to indicate the CAL status (e.g. no flashing ">" segment visible)

Integrated circuit D7004 (0Q0044) detects the kind of probe which is connected to the oscilloscope. Depending on the resistance between the probe indication input (pin 3 for channel A and pin 16 for channel B) and ground, the V/DIV reading of the LCD automatically increases according to the following table:


Pin 3 (16)	Pin 6 (17)	Pin 7 (12)	V/DIV attenuation
2k32 6k98	0 1	0	x10 x100
7k68	0	1.	x1
10k	1	1	xl

#### 10.3 LCD DISPLAY CIRCUIT

The LCD is driven by three drivers D8001, D8002 and D8003 (PCF8577). The temperature dependent supply voltage VCPCF is 4 V approx. at 25°C When the temperature increases, this voltage decreases. The single-pin built-in oscillator on pin 37 of D8001 provides the modulation frequency for the LCD segment driver outputs. Capacitor C7008 and resistor R7018 are connected to this pin to form the oscillator, with a frequency of 150 Hz approx. Pin 36 and pin 37 are used to determine the LCD driver address in the I C bus.

The outputs pin 1...pin 32 directly drive the LCD.

Outputs BP1 and BP2 (pin 33 and pin 34) drive the COMMON pins of the LCD.







Figure 10.1 Circuit diagram of front unit, key matrix



	X7012			
SDA0	1	D8001/40		
SCLO	2	D8001/39		
-12VA	3	i		

REF NO	TYPE	+57	
D7001	PCF8574	16	8
D7002	PCF8574	16	8

MAT3013 871016

10-5





Figure 10.2 Front unit p.c.b.

UNCAL INDICATOR N7001 LM339 COMP Ŧ +10REF R7003 75K Ŧ R7004 5K11 Ŧ D7002/14 D7002/15 SDA0 15 DATA INT 13 PROBE INDICATOR D7002/21 C7004 C7006

Figure 10.3 Circuit diagram of front unit, front controls and probe indication



MAT 3014 871016






Figure 10.4 LCD unit p.c.b.



REF NO	TYPE	+
D8001	PCF8577	38
D8002	PCF8577	38
08003	DEERETT	20



.c.b.

Г		LCO			
┢	COM1	Ť	CDMZ	$\neg$	
PIN	DISPLAY SEGMENT	+	DISPLAY SEGMENT	Т	
144		T	COM2		
143		╀	NC INV	$\dashv$	
	NE NC	1	NC NC	$\vdash$	
140	1 .	I	1 f		
139 138		$\vdash$	1 E	$\vdash$	
137		t	P1	H	H8002
136	ALT		A		<u>1a</u> 2
135 134	NC NC	╀	NC NC	Н	=INV (🔭 🗂 nicV
133		+-	NC	Н	> O ACDC
132		-	NC	П	7
131		╁	NC NC	H	A LEVEL VIEW ALT
129			NC	Н	A LEVEL VIEW ALT
128	NC x2		NC ·	П	B ADD CHOP
127 126	NC XZ	+	NC INV	H	_
125	NC		NC	Ħ	≃INV 🗂 🗂 nicV
124	NC		NC NC	П	>: O₂O ACDČ
123 122	NC a	+	3 f	H	/ ACUC
121	3 g		3 E	Ш	NOT TRIG'D ARMED
120	3 с	H	3 d	$\square$	NOT THIS D ARMED
118	TRIG D		NOT	Н	TB X-DEFL MULTI
117			Ť8		
116	TRIG	H	AUTO NC	Н	<b>AUTO TRIG SINGLE</b>
114		$\vdash$	NC NC	H	* <b>Q Q Q</b> ms
113	NC		NC		7°U U U !!!
112		_	NC		>: <b>();();()</b> µs
110	x4 5 g	$\vdash$	x3 5 e	H	MAGN 32481016 X
109	5 t		5 d		
108			6 e	Н	AEXTBACDC LINE
106		Н	7 e	Н	P-PDCTV
	7		7 d		
104	3	-	MAGN 4	Н	DIGITAL MEMORY
	NC		NC		
101	10	Ш	. 8	Н	**************************************
99	EXTDC	Н	A P-P	H	: TATALAL DIV
98	y10,TV		y9		REG STATUS ROLL
97	y4	$\square$	y7,y8		
96		H	y5,y6 DIGITAL MEMORY	$\dashv$	LOCK DOTS PLOT
94	y1		y2,y3		0 1/2 1
93 92	8 g 8 c	Н	8 e	-	_ii
91	9 9		9 E		REMOTE MENU
96	9 r		9 d		
89 88		$\dashv$	P6	$\dashv$	
87			10 d		
86 85			P7		
85	11 c	-	11 d REG	$\dashv$	
83	NC .		NC		
	NC .		NC NC	_	
	NC E	-	NC NC		
79	· 12		z1		•
78 77	23		24 25	$\exists$	
76	26	-	25 REMOTE	$\dashv$	
75		コ	NC		
74		-	NC NC	_	

	COM1	FCD		OM2
in.	DISPLAY SEGMENT	+-	DISPLAY	SEGMENT
1	COM1	+-	D.OT CHT	JEONEN!
2		†	2	f
_ 3				
4		_	2	e e
5		$\vdash$	2	4
7		$\vdash$		, <
8		$\vdash$		AC
9		+	NC	AL .
10	NC		NC	
11	NC		NC	
12	NC		NC	
13		$\vdash$	NC	
14 15	CHOP ADD	$\vdash$		B LEVEL VIEW
16			4	f f
17				
18	4 9		4	e
19	4 c	$\Box$	4	d
20	ď	П		)
21	V	$\sqcup$		•<
22	NC OC	Н	NC	AC
24	NE NE	$\vdash$	NE NE	
25	NE	H	NC	
26	NC	П	NC	
27	NC		NC	
28	ARMED			
29	MULTI	$\sqcup$		X-DEFL
30	SINGLE	$\vdash \vdash$	-	
31 32		$\vdash$	5	f ea
32 33	6 a	H	6	P3
34	6 b	$\vdash$		P4
35	7 a	Н	7	f
36	7 b			
37	)	П		ď
38	\$	Ш		μ
39 40	s 16			x9
41	x5	$\vdash$		x8
42	x6			x7
43	LINE			DC
	NC		NC	
45				AC
46	LF	4		HF
	NC 8 a	-	NC B	f
4.8 4.9	8 a b	$\dashv$	0	P5
50	NC B	$\dashv$	NC	-3
51	9 a	-†	9	f
52	10 a	╛	10	f
53	11 a		11	f
54	11 ь			
55	11 g	$\dashv$	11	e Day
56 57	mV NC		NC	DIV
8	NC NC		NC NC	
9	NC .		NC NC	
0	NC		NC	
1	NC		NC .	
2	PLOT	4		ROLL
3	DOTS	-		STATUS
5	0,1/2,1,z17,z21 z15	+		z16
6	z15 z14	-+		z16 z13
7	211	+		212
В	z10	+		29
9	27			28
0		T		MENU
	NC		NC	
2	NC	$\perp$	NC	

Figure 10.5 Circuit diagram of LCD unit

# 11. MOTHERBOARD UNIT




Figure 11.1 Motherboard unit p.c.b.



# 12. **OPTIONS (A11)**

The optionslot on the Motherboard (connector X65) is reserved for optional expansions for this instrument.

Description of the option will be given in separate manuals.

		-		
				·
				4
				•
			•	•

### 13. CPU UNIT (A12)

#### 13.1 INTRODUCTION

This unit mainly consists of a powerful 68008 microprocessor configuration with PROM, address decoders, I/O buffers and a clock generator. The microprocessor runs at a clock frequency of 8 MHz. The microprocessor has an asynchronous bus structure with a 20-bit address bus and an 8-bit databus. Asynchronous means that the microprocessor waits for a "data acknowledge" signal before continuing. This enables the microprocessor to handle different access times in the circuit.

To provide specific serial data transfer possibilities, the microprocessor system also contains an I<sup>2</sup>C bus interface. The I<sup>2</sup>C bus is for 2-way, 3-line communication between different ICs or modules. The three lines are a serial data line (SDA), a serial clock line (SCL) and ground. Both lines must be connected to a positive supply via a pull-up resistor when connected to the output stages of a device. Data transfer may be initiated only when the bus is not busy.

### 13.2 MEMORY MAP

Only a part of the complete address range is used, according to the following memory map. The map gives also the memory select signals, generated by device D201.

Address (hex)	Decoding	Signal	Connected to
00000	ROM1	ROMICSLT	D216-24
1FFFF	KOTT	ROFITOSEI	D210 24
20000	ROM2	ROM2CSLT	_
3FFFF	(not used)	ROHZOBEL	
40000 40000 48000	RDICO-LT WRIIC-LT RDIC1-LT MFOUT-LT	MFIOCSLT	D202-4
50000 5FFFF 58000	RSPLT-LT -	111 100021	2202
60000			
7FFFF	RAM	RAMCS-LT	D217-20
80000	IEEE	IEEECSLT	D116-8
9FFFF	(optional)	ILLECSLI	D110-6
A0000		mana In	7010 01
BFFFF	TIMER	TMRCS-LT	D218-21
c0000 c0000	Digital control	DCPTCSLT	D213-1 and D213-12
DOOOO DFFFF	DAC	POLICOLI	D213-12
E0000	various	DSOCS-LT	D214_7
FFFF.	various	17-6200gu	D314-7

The signal MFIOCSLT is decoded again by D202. When RDWR--HT is high, this determines the read status of the decoded signals; when it is low this determines the write status. The coding of MFIOCSLT is as follows:

Address range (Hex)	Re ad	Write
40000-47FFF 48000-4FFFF	RDICO-LT RDIC1-LT	WRIIC-LT
50000-57FFF	-	_
58000-5FFFF	RSPLT-LT	_

The signal DCPTCSLT is decoded by D213 and, controlled by A16, gives the DACCS-LT and DGPTCS-LT signals.

The signal DSOCS-LT is applied to the DCL unit Al3 and selects among other things the acquisition RAM or the display RAM.

### 13.3 CIRCUIT DESCRIPTION

The microprocessor D214 is connected via the DATA bus D $\emptyset$ ...D7 to the PROM D216, to the RAM D217, to the TIMER D218 and to the DCL unit A13. D216 contains 128K x 8 Read Only Memory, while D217 contains 8K x 8 Random Access Memory. Both devices are addressed via the ADDRESS bus.

The TIMER D218 consists of three separate timers which are controlled by the microprocessor:

- GATE Ø forms the delay counter
- GATE 1 forms the read-out counter
- GATE 2 forms the slow time base counter

After the timer has counted the value determined by the value on the data bus, the output becomes low.

The C-BUS DECODER decodes the DLEN signals for the various circuits at the time that the signal MFOUT-LT is low. It gives the following decoding:

Address (Hex)	Signal
	D. T.
48000	DLENP-HT
48001	DLENT1-HT
48002	DLENT2-HT
48003	VERIIC-HT
48004	DLENY-HT
48005	DLENB-HT
48006	DLENX-HT
48007	DLENA-HT

Note that for servicing, soldering joints are added in the p.c.b. tracks connecting the circuits. These can be used to localize a fault in the  $\rm I^2C$  bus by means of interrupting the bus connection.




Figure 13.1 I<sup>2</sup>C bus structure

The IIC bus interface D222 decodes the  $I^2C$  bus and other signals at the time when WRIIC-LT is low. It gives the following decoding:

Address	Signal	Description	
40000	SDA	Serial data	
40001	SCL	Serial clock	
40002	SELØ	Selection I2C bus Ø	
40003	SEL1	Selection I <sup>2</sup> C bus 1	
40004	-	_	
40005	RSNT-HT	Resets 20 ms timer D207	
40006	WTDG-HT	Watchdog control	
40007	MEMON-HT	Memory on signal	

Next the signals SDA, SCL, SELØ and SEL1 are decoded to the I $^2$ C Ø bus and I $^2$ C 1 bus by D223.

The STATUS INPUT device D221 serves as an input port to read the following status info:

- SWR---HT
- DELTRGLT, indication for delay trigger input
- SCL 1
- SDA 1, indication for  $I^2C$  1 bus
- SDA Ø
- SCL  $\emptyset$  , indication for  $I^2C$   $\emptyset$  bus
- TESTO-HT, indication for triggered mode
- NOPT--HT, adapts the software for optional expansions

When the enable inputs RDICØ-LT and RDIC1-LT become low, the status input is read and copied in the accumulator of the microprocessor via the data bus.

The CLOCK GENERATOR consists of a complete integrated oscillator of 16 MHz (G201) and a number of divider stages. The table below gives the frequency of the generated signals.

Name	Frequency
DSOCLK	16 MHz
CPUCLK	8 MHz
IEEECLK	8 MHz
INTCLK	160 kHz

The 20 ms interrupt device D207 interrupts the microprocessor each 20 ms so that a new screen can be written.

The DTACK GENERATOR basically consists of D212, D209 and D211.




Figure 13.2 DTACK generator

The microprocessor generates the address strobe ADST--LT as a message that the address put on the address bus is valid. This signal is applied D212-3 and converted into the data acknowledge DTACK-LT signal. This signal indicates that the data is valid. The DTACK-LT signal can be interrupted in two ways:

- display interrupt; this starts writing a new trace A, B, RA or RB. Now FCØ, FCl and FC2 are high with the result that a low level is applied to D209-13. This blocks the ADST path.
- 20 ms interrupt, this starts writing a new screen. When address line Al9 is high, a low level is applied to D209-2 which also blocks the ADST path. Now DSOACKLT controls the DTACK-LT pulse via D211-3 or D206 takes care for a peripheral acknowledge.

The MICROPROCESSOR RESET circuit consists of the power-up reset and the watchdog circuit.

After switching-on, transistor V204 conducts so that the RESET-LT and HALT-LT signals are low, initiating the main program. After the supply voltages are within their specifications the signals are released and the microprocessor is ready for use.

The WATCHDOG is a facility to control the correct function of the software. In normal condition the WTDG--HT is high; this causes capacitor C201 to charge. But each 1,5 s the WTDG--HT is low for a short moment so that C201 is discharged again. When the WTDG--HT signal is not active high, C201 will charge until D203-13 is low so that D203-11 goes high. This results in V203 conducting so HALT-LT and RESET-LT become low, thus initiating the main program again.

### 13.4 SIGNAL NAME LIST

Signal name	Description	Signal source	Signal destination(s)
A016	Address bus	D214	D216 - D217 - D301 - D302
ADST-LT	Address strobe	D212	D214
CPUCLK	CPU clock	D204	D214
CVCNRYLT	Conversion counter ready	D218	D403 - D406
D07	Data bus	D214	D218 - D116 - D303
DACCS-LT	Digital analog conversion chip select	D213	D101
DCCLK	Delay counter clock	R886	D218
DELTRGHT	Delay trigger	D314	D221 - D402
DGPTCSLT	Digital pot.meter chip select	D213	D102
DLENA-HT	Data latch enable ch. A	D219	X9616 - X9716
DLENB-HT	Data latch enable ch. B	D219	X9618 - X9718
DLENP-HT	Data latch enable pre-amplifier	D219	x9614 - x9714
DLENT1HT	Data latch enable time base l	D219	x9613 - x9713
DLENT2HT	Data latch enable time base 2	D219	X9617 - X9717
DLENX-HT	Data latch enable X	D219	D412
DSOACKLT	Digital storage osc. acknowledge	D314	D209
DSOCLK	Digital storage osc. clock	R226	D314
DSOCS-LT	Digital storage chip select	D201	D314
DSPLNTLT	Display interrupt	D314	D214 - R217
DTACK-LT	Data acknowledge	D211	D214
DTST-LT	Data strobe	D214	D201 - D202 -
			D206 - D213 -
			D314 - D316
DTTC-LT	Delay trigger terminal count	D218	D801

Signal name	Description	Signal source	Signal destination(s)
EDCLT	Enable delay counter	R401	D221 - D801
ENCVCNHT	Enable conversion counte	er D406	D218
FC02	Functional code 02	D214	D209
HALT-LT	Halt	V207	D214
IACK-LT	Interrupt acknowledge	D212	D201 - D209 - D211
IEEECLK	IEEE clock	D204	D116
IEEECSLT	IEEE chiop select	D201	D208
IPL20-LT	Interrupt priority level	D208	D214
MFIOCSLT	MF input/output chip select	D201	D202
MFOUT-LT	MF output enable	D202	D219
MEMON-HT	Memory on	D222	R601 - R602
RAMCS-LT	Ram chip select	D201	D217
RDICO-LT	Read IIC bus 0	D202	D221
RDIC1-LT	Read IIC bus 1	D202	D221
RDWR-HT	Read/ Write	D303	D212 - D214 -
	•	D303	D306 - D309
READ-LT	Read	D213	D218
RESTHT	Reset	N201	
RESET-LT	Reset	V208	D116 - D314 - D318
ROM1CS-LT	ROM 1 chip select	D201	R191 - D214 - D318
ROM2CS-LT	ROM 2 chip select	D201 D201	D216
RSNT-HT	Reset interrupt	D222	
RSTACQLT	Reset acquisition	D202	D207
SCL	Serial clock	D202	D402 - D403
SCL0	Serial clock 0	D222 D221	D223
	SCIENT CIOCK O	D221	D223 - N102 -
SCL1	Serial clock 1	מממ	D7001 - D7002
SDA	Serial data	D223	D221 - D412
SDA0	Serial data 0	D222	D223
	berrar data o	D221	D223 - N101 -
SDA1	Serial data 1	2002	D7001 - D7002
SELO	Select 0	D223	D222 - D412
SEL1	Select 1	D222	D223
SWRHT		D222	D223
SWTB	Sweep ready Slow time base	D403	D221
SWTBCLK		D218	D412 - D801
TBSYNCHT	Slow time base clock	D409	D218 - D411
	Time base synchronisation		D218
TESTO-HT	Test out	D4103	D221
MRCS-LT	Timer chip select	D201	D208 - D218
VERIICHT	Vertical IIC select	D219	D2601
/LPRADLT	Valid peripheral address	D212	D214
VRIIC-LT	Write IIC	D202	D222
RITE-LT	Write	D213	D116 - D217 - D218
VTDG	Watchdog	D222	R200




Figure 13.3 Circuit diagram of CPU unit, part 1

13-11




Figure 13.4 CPU unit p.c.b.




Figure 13.5 Circuit diagram of CPU unit, part 2




Figure 13.5 Circuit diagram of CPU unit, part 2

# 14. DCL UNIT (A13)

The DCL unit consists of:

- acquisition memory with associated components
- display memory with associated components
- control array
- dots + plotter control

### 14.1 ORGANISATION OF THE MEMORY

The memory consists of a  $8k \times 8$  static RAM (Random Access Memory) D308, and a  $32k \times 8$  static RAM D304. D308 is called the acquisition memory.

D304 is called the display memory. This device is divided into:

- 4k byte trace memory
- 4k register back-up memory
- 4k text memory

ACQUISITION MEMORY	NOT USED	
4k	4k	

DISPLAY MEMORY				
TRACE MEMORY	REGISTER MEMORY	TEXT MEMORY	NOT USED	
4k	4k	4k	20k	

870522

Figure 14.1 Organisation of the memory

Notice that the display memory is provided with a battery back-up circuit. When the instrument is switched-off, the RAM D304 keeps the ZA14 address in memory, provided that the batteries are present.

Addressing of the memories is achieved by two counters, COUNTER 1 (D309) and COUNTER 2 (D306), or by the microprocessor. Both counters are divided in three similar 12-bit counters selected by the OS $\emptyset$ -pin 32 and OS1-pin 31 inputs. The TC output pin 9 detects an overflow of a counter. These signals are applied to the control array D314.

### 14.2 INTRODUCTION TO THE SAMPLE TRANSPORTS

The digital processor unit must generate the timing signals for the following sample-transports:

- transport of signal samples from the ADC unit Al5 to the acquisition memory.
- transport of signal samples from the acquisition memory to the display (trace) memory.
- transport of signal samples from the display (trace) memory to the CRT screen.
- Reading/writing of signal samples by the microprocessor from/to the display memory.

As well as the counters, the microprocessor is connected to the address bus ZAØ...14. The microprocessor is buffered with a 14-bit tri-state buffer D301 and D302. The counters have access to the address bus sequentially. If a counter requires access to the address bus, this occurs in a certain time interval of 500 ns and is controlled by the signals SCØ...SC4. SC2 and SC3 are inside the control array D314 and are not visible.




Figure 14.2 Display cycle controlled by SCØ...4

The different sample transport are described separately in the next sections.

### 14.3 SIGNAL ACQUISITION




Figure 14.3 Block diagram of signal acquisition

During SCØ and if WRSMP is high the samples are taken from the average circuit on unit Al4. These samples are put on the data bus PDQ..7 and written in the acquisition memory D308. The addressing is obtained by the acquisition counter of D309.

### 14.4 COPYING SAMPLES FROM ACQUISITION MEMORY TO DISPLAY MEMORY




Figure 14.4 Block diagram of copying samples from acquisition memory to display memory

During SC1 the data from the acquisition memory is read by counter 1 D309 and is written into the bidirectional latch of D314. Then during SC2 the copy destination counter of D306 reads the data from the latch and writes this data into the display memory D304.

### 14.5 DISPLAYING OF TRACE AND REGISTER




Figure 14.5 Block diagram of trace/register display flow

During SC3, the data from the display memory D304 is read by counter D306 and is written to the Y-DAC latch D413 on unit A14. The X address is determined by counter D309 and is latched in D311 and D312. These addresses are clocked by the signal XYDLE generated by D314.

### 14.6 MICROPROCESSOR MANIPULATION

During SC4 the signal DSOSEL-LT is low, provided that DCOCS-LT is also low. This means that the address lines AØ...14 from the buffers D301 and D302 are enabled. At the same time the data from the microprocessor bus DØ...7 is also enabled via D303. This data can influence all microprocessor controlled functions such as text, plot, dots, also addressed by the microprocessor. During SC4 the signal TOE-LT applied to pin 8 of D309 and D306 is high because both counters are in their tri-state condition.

For PLOT, the time that the data is written to the Y-DAC and the address is written to the X-DAC is adjustable in the service menu.

## 14.7 DISPLAYING OF TEXT AND CURSORS




Figure 14.6 Block diagram of text/cursors display flow

The text is read from the display memory and addressed by the DISPLAY Y counter and DISPLAY X counter.

This text is displayed per vertical column. When the Y-DAC data has reached the control character \$FF, the display X counter receives a clock-pulse. This means that the next column is displayed.

### 14.8 CLEARING THE DISPLAY MEMORY




Figure 14.7 Block diagram of the clear function

When the clear function is active by means of the microprocessor, the display memory is written with \$80 (\$00) by the C.P.U. This means that the complete display memory is cleared.

### 14.9 CLEARING THE ACQUISITION MEMORY




Figure 14.8 Block-diagram of the clear function

After the microprocessor has cleared the display memory, these samples are written into the bidirectional latch by means of the copy source counter of D306. Then the acquisition counter of D309 writes these samples from the latch into the acquisition memory.

### 14.10 EXOR D307

In P and Dl mode, the samples from the average circuit contain the samples from channels A and B and also the interpolated samples from channels A and B. This happens in the following sequence:

address 4095 Ø 1 2 3 4 5 6 sample Ai A Bi B Ai A Bi A

On behalf of the acquisition memory this sequence must be converted into:

address 4095 Ø 1 2 3 4 5 6 sample Ai Bi A B Ai Bi A B

The signal INVAØ-HT is high for sample A and interpolated sample B. This signal is applied to input 10 of the exclusive OR-gate D307. The other input is connected to PAØ.

For address  $\emptyset$ , input 9 is low; because of the high level of INVA $\emptyset$ -HT the output pin 8 will be high.

For address 1, input 9 is high; because of the high level of INVA $\emptyset$ -HT the output pin 8 will be low, etc.

Thus inverting of address line PAØ during sample A and interpolated sample B is obtained.

#### 14.11 CHIP SELECT




Figure 14.9 Chip select circuit

The address lines  $A\emptyset$  and A13...A16 are applied to the control array D314 and enabled by the signal DSOCS-LT. The resulting enable signal EXCS-LT is low for the addresses \$E8000...\$EFFFF. This signal is applied to the decoder device D316 as an active low enable input. When low, depending on the addressing of Al2...14, a chip select output is active low. Three lines are used to select D801 on the P2CCD unit, two lines are used to select the two counters D306 or D309 and one line is used to select D313.

#### 14.12 DOTS AND PLOTTER CONTROL

Addressed by BAØ...BA2 which are simultaneously with AØ...A2 the data on PDØ is applied to one of the six output lines. These static lines DOTS-HT, PLOT-HT, PLFT, XPOSOF-HT, TRIGEN-HT and OSCON-LT control several functions in the instrument such as among other things, the DOTS and plotter.

## 14.13 TIMING DIAGRAM

The following figure gives the timing diagram for the gate array D314 for the display cycle.





Figure 14.10 Timing diagram for D314

## 14.14 SIGNAL NAME LIST

Signal name	Description	Signal source	Signal destination(s)
A016	Address bus	D214 .	D216 - D217 - D301 - D303
BAO2	Buffered address bus	D318	D306 - D307 - D313
D0D7	Data bus	D216	D116 - D214 - D217 - D303
DATEN-HT	Data enable	D313	D416
DCWE-HT	Delay counter write	D316	D801
DLTRG-HT	Delay trigger	D402	D314 - D406
DOTS-HT	Control signal for dot join	D313	D503 - D505

Signal name	Description	Signal source	Signal destination(s)
DTST-LT	Data strobe	D214	D201 - D202 -
			D206 - D213 -
			D314 - D316
DSOACK-LT	Digital storage osc. acknowledge	D314	D209
DSOSEL-LT	Digital storage osc.	D314	D303
DSOCS-LT	Digital storage osc.	D201	D314
DSPINTLT	Display interrupt	D314	D214
EXCSLT	External chip select	D314	D316
INVAO-HT	Invert address 0	D407	D307
MDMCS-LT	MDM chip select	D316	D313
MDOE-LT	MD output enable	D314	D412
MIDCLK	MID clock	D314	D409
OLCLK-PT	Output logic clock	D314	D401 - D409
OS1-HT	Output select 1	D314	D306 - D309
OSCON	Oscillator on	D313	D401 - D406 -
		2010	D801 - R862
POSXOF-HT	Control X POS	D313	R555
PD07	Buffered bidirectional	D303	D309 - D413
	tri-state data bus	2303	D309 - D413
PLOT-HT	Control signal plot	D313	D512
PLFT	Control signal penlift	D313	R614
RCS1-LT	RAM chip select 1	D314	D307
RCS2-LT	RAM chip select 2	D314	D318
RCS1B-LT	RAM chip select 1	D307	D308
	buffered	5507	D308
RCS2B-LT	RAM chip select 2	D318	D304
	buffered	D310	D304
RDWR-HT	Read/write	D214	D212 - D213 -
RESET-HT	Reset, high active	D318	D116 - R211 -
	,	2310	R212 - R213 - D314
RESET-LT	Reset, low active	V208	R191 - D214 - D318
R/W	Read/write	D303	D306 - D309 - D314
RWE-LT	RAM write	D314	D304 - D308
RSTHDS-LT		D314	D401
SCO-HT	State counter 0	D314	D407 - D408
SC1-HT	State counter 1	D314	D408
STWE-LT	Status write	D316	D801
TBWE-LT	Time base write	D316	D801
TC1	Terminal count 1	D309	D314
TC2	Terminal count 2	D306	D314
TCINN-PT	Terminal count in	D314	D404
TCS1-LT	Teller chip select 1	D316	D309
TCS2-LT	Tellerchip select 2	D316	D306
TCLK1	Teller clock l	D314	D309
TCLK2	Teller clock 2	D314	D306
TDS-LT	Teller data strobe	D314	D306 - D309
FOE-LT	Teller output enable	D314	D306 - D309
TRIGEN-HT	Trigger enable	D313	D402 - D402 - D406
WRSMP-HT	Write sample	D412	D314
KDAC09	Data for X DAC	D311/D312	N507
KYDLE-HT	X DAC and Y DAC latch enable	D311	D302 - D304
ZAO14	Buffered tri-state address bus	D306	D302 - D304
CONLT	Control intensity	D314	D504
PAO12	Buffered tri-state	D309	D308
	data bus	/	2300






Figure 14.12 DCL unit p.c.b.




Figure 14.13 Ci:




Figure 15.5 Circuit diagram of ACL unit, part 2

## 15. ACL UNIT (A14)

The ACL unit consists of:

- trigger control
- CCD + ADC timing
- average and interpolation circuit

#### 15.1 TRIGGER CONTROL

The trigger control determines the start of the acquisition. A timing diagram of the trigger control is given in figure 15.1.




Figure 15.1 Timing diagram of the trigger control for TB = 5 us and PRE-TRIG =  $\emptyset$ 

At the moment that TRIGEN-HT is low and RSPLT-LT becomes low, flip-flops D403 and D404 are reset.

Now TCINN-LT, generated by the microprocessor, can go high after the acquisition counter has counted the pre-trigger value. Then TRIGEN-HT is high again so that the acquisition is enabled.

The high level of TCINN-LT clocks D404, as a result D404-9 is high and D404-2 is enabled waiting for a new trigger signal BSXMTB-LT. When this signal is low, then EDC-LT is low and starts the delay counter. At the moment that the EDC has counted, signal DTUF-HT is high which enables D402 and therefore SWTB is clocked through.

#### 15.2 CCD + ADC TIMING

The clock pulse OLCLK-HT is derived from D314. The pulse is 800 kHz for the P-mode and 640 kHz for the D-mode and is applied to the timer D409. Enabled by a high level on pin 10, this counter operates and the outputs Q0 (400/320 kHz), Q1 (200/160 kHz) and Q2 (100/80 kHz) are fed to D411. D408 serves for synchronisation between SCØ and WRSMP-HT.

The PAL (Programmable Array Logic) chip D4ll generates several control pulses for the display logic.
The signals DISEY-HT, DISOD-HT, RSTOD, RESTEV, SAMPLE, INTOD and INTEV

The signals DISEV-HT, DISOD-HT, RSTOD, RESTEV, SAMPLE, INTOD and INTERare fed to the P<sup>2</sup>CCD output circuit on unit Al8. The signals STCONV-HT. CHSELO-HT and CHSELI-HT are fed to the ADC on unit Al5.




Figure 15.2 Timing diagram CCD and ADC timing

### 15.3 AVERAGE AND INTERPOLATION CIRCUIT

The ADC bus is generated on the ADCDAC unit Al5. This bus is applied to the signal processor device D412. The  $P^2CCD$  is split up into two parts (EVEN and ODD channel) and the samples of the EVEN channel have another gain and offset than the ODD channel. D412 averages these differences according to the formula

$$Am = \frac{An + (An - 1)}{2}$$

Next D412 calculates also 512 linear interpolated points between each of the 512 samples according to the formula

$$Am + (An - 1)$$
 $Ac = -----$ 

The output bus PDØ... PD7 is applied to the memories on unit Al3 for display manipulation and to the Y-DAC latch D413. When YDLE-HT is high, this device is enabled to receive the PD-bus and transfers it to the YDACØ... YDAC7 bus. This bus is fed to the Y-DAC on the ADCDAC unit Al5. The four least-significant bits EDØ... ED3 are applied to the  $P^2$ CCD panel Al8. These lines preset the ACE on this unit.

# 15.4 SIGNAL NAME LIST

Signal name	Description	Signal source	Signal destination(s)
AD07	Data bus from ADC circuit	D501	D412
BSXMTB-LT		D4103	D401
CDRD-HT	CCD read	R883	D404 - D411
CHSELOHT	Channel select 0	D411	D501
CHSELIHT	Channel select 1	D411	D501
CVCNRYLT	Conversion counter ready	D218	D403 - D406
DATEN-HT	Data enable	D313	D416
DLENX-HT	Data latch enable X	D219	D412
DMODE-HT	Direct mode	D412	D408
DMODE-LT	Direct mode	D412	D408
DISEV-HT	Discharge even	R403	D921 - D922
DISOD-HT	Discharge odd	R404	D921 - D922
DLTRG-HT	Delay trigger	D402	D314 - D406
DTUF-HT	Delay trigger underslow	R884	D402
ED03	Buffered data bus	R413R417	
EDCLT	Enable delay counter	R401	D221 - D801
ENCVCN-HT	Enable conversion counter		D218
INVA-HT	Invert A	D412	D407
INVAO-HT	Invert address A0	D407	D307
INTEV-HT	Integrate even	R411	D911
INTOD	Integrate odd	R409	D901
MIDCLK	Mid clock	D314	D412
MDOE-LT	MD output enable	D314	D412
OLCLK-HT	Output logic clock	D314	D401 - D409
OSCON	Oscillator on	D313	D401 - D406 -
			D801 - R862
PD07	Buffered bidirectional	D303	D413
	tri-state data bus		
RSTACKLT	Reset acquisition	D202	D402 - D403
RSTEV-LT	Reset even	R407	R751
RSTH-LT	Reset	D314	D401
RSTH-HT	Reset	D401	D412
RSTOD-LT	Reset odd	R406	R781
RSSW-HT	Reset slow clock	R407	D801
SDA1	Serial data l	D223	R223 - D412
SCOHT	State counter 0	D314	D407 - D408
SC1HT	State counter 1	D314	D408
SCL1	Serial clock 1	D223	D412
SAMPLEHT	Sample clock CIH	R408	D411 - D922
STCONVHT	Start conversion	D411	D501
SWCK	Slow clock	R412	D801
SWTBCLK	Slow time base clock	D409	D218 - D411
SWRHT	Sweep ready	D403	D221
SWRLT	Sweep ready	D403	D412
SWTB	Slow time base	D218	D412 - D801
TBSYNCHT	Time base synchronisation		D402 - D412
TBSYNCLT	Time base synchronisation		D412
TCEV-LT	Transport clock even	R882	D401 - D408 - D411
TCINN-HT	Terminal count in	D314	D404
TRGLTC		D403	D412
TRIGENHT	Trigger enable	D313	D403 - D404 - D406
WRSMP-HT	Write sample	D412	D314
XYDLE-HT	A DAC and Y DAC latch	D314	R427
	enable	-/10	NF06
YDACO7	Data bus for Y DAC	D413	N506




Figure 15.3 ACL unit p.c.b.




Figure 15.6 ACL unit p.c.b.



## 16. ADC DAC UNIT (A15)

The ADC DAC unit consists of:

- ADC circuit
- vertical DAC circuit
- horizontal DAC circuit
- X POS switch circuit
- Z control circuit
- plot and penlift circuit

### 16.1 ADC circuit

The four signal samples AEV, AOD, BEV and BOD are derived from the  $P^2CCD$  unit. The samples for each channel are first fed to differential amplifier N501. This device compares both input signals and gives the following results for a sine wave signal with 8 divisions amplitude on the screen.




Figure 16.1 Waveforms on N501

The output signal is limited for an amplitude between -0,3 V...+5 V by the limiting diodes V501...V506 and then applied to the ADC D501.

This ADC, AD7824 is a high-speed-4-channel 8-bit analogue-to-digital converter with a conversion time of 2,5 us per channel. Two channels are used for the AIN1 and AIN3 signals. Next, it has two digital inputs AØ and Al for channel selection.

CHS1	CHS2	Signal	Channel	selected
0	0	AIN1	A	
1	0	-	_	
0	1	AIN3	В	
1	1	_	_	

Conversion is started at the falling edge of the STCV pulse while the data  $AD\emptyset...7$  is present on the output at the rising edge of the STCV pulse.




Figure 16.2 Waveform on D501

#### 16.2 VERTICAL DAC CIRCUIT

The 8-bit Y-DAC bus derived from the ACL unit Al4 is applied to DAC N507. The 8-bit digital-to-analogue converter converts the value of YDACØ...7 into a differential current signal. The reference voltage on pin 14 is 10 V and the reference current is 2 mA. This differential current is converted into a differential voltage by V521 and V522.

During refreshment of the 8-bit data, glitches appear on the output current. These glitches are removed by D503.




Figure 16.3 Waveform on deglitch circuit

Only when the DGLT pulse goes high is the hold capacitor C521 (C522) charged to the value of the differential voltage. The charging time of C521-R532 (C522-R533) is much lower than the 500 ns of the DGLT pulse, so the hold capacitors will be fully charged. Because both capacitors are buffered by N503 they keep charged when DGLT is low for 2 us until DGLT is high again. Then the capacitors will charge to the new value. Notice that DGLT is only high when the differential voltage on D502-2 (4) has become stable.

When DOT-JOIN is depressed, DTJN is high. In this case, two integration capacitors C526, C528 are in circuit. The differential signal voltage is then loaded with these two capacitors and the space between two dots is also intensified on the screen.

The + PLOT and - PLOT signals are fed to the plot and penlift circuit.

Next the differential signal is again converted into the differential current signals +YOUT and -YOUT by V531 and V532. These signals are applied to the adaptation unit Al6. Potentiometer R542 serves for gain adjustment for the text and R544 serves for h.f. DAC correction.

#### 16.3 HORIZONTAL DAC CIRCUIT

This circuit is basically similar to the vertical DAC circuit. However, the symmetrical current output of 10-bit DAC is converted into a symmetrical voltage by N511. The amplitude of the sawtooth on D512-3 is 2.5 V.

N513 serves an output buffer and gives the digital sawtooth sweep of 0 V...5 V. This sweep is applied to the time-base unit A4.

### 16.4 X POS SWITCH CIRCUIT

The front-panel X POS control or R553 is switched to the POSXO output via a diode switch D553...D557. This switch is under control of the signal XPSF. When XPSF is low, the front-panel control XPOS is active and determines the X position of the signal on the screen. But, during the time that the text is written on the screen, XPSF is high. This means that the X position of the text is fixed by means of R553.

### 16.5 Z CONTROL

The brightness on the screen is controlled by three signals:

- PLOT, dims the brightness when the instrument is in plot action.
- DTJN, dims the brightness when the screen is dot-joined.
- ZON, switches off the intensity during the flyback of the digital sawtooth

These TTL signals are first fed to D504 which converts the amplitude to 12 V. Because pin 15 is connected to ground the device is always enabled.

During the plot action or when dot-joined the signals PLOT or DTJN is high. This means that a part of the current source on unit A3 is floating through V567. The value of this part is adjustable by R565 or R566 and thus the brightness is adjustable.




Figure 16.4 Z control for PLOT or DTJN

The signals DTJN and PLOT are also connected to a diode NOR-gate. The output switches D505-13 and is switched off when one of the signals is high. This means that the current source V568 and V569 is not in circuit. When both signals are low, then V567 is switched off, but current source V568 and V569 is in circuit.




Figure 16.5 Z control for Z ON

During the flyback of the digital time base, ZON is low, this causes blanking of the screen.

### 16.6 PLOT AND PENLIFT CIRCUIT

This circuit generates the correct signals for an external plotter. The vertical + PLOT and - PLOT signals are derived from N503 and converted into an asymmetrical signals between 0...1 V by N512. The horizonal X PLOT signal is derived from N513 and also converted into a voltage signal between 0...1 V. Both voltage signals are applied to multiplexer D512. When PLOT is high the signals are fed to the PLOT output socket at the rear of the instrument.

Selectable by the service menu, the PLFT signals can be active low or active high. This signal is fed via V611, V612 and V613 and applied as an open-collector output to the PLOT socket.

The signals PLOT and PLFT are derived from D313 on the DCL circuit A13.

## 16.7 SIGNAL NAME LIST

1

Signal name	Description	Signal source	Signal destination(s)
AD07	Data bus from ADC circui	t D501	D412
BATT	Battery voltage	X501/B3	V302
CHAEV	Channel A even	R707	R501 - N927 - R937
CHAOD	Channel A odd	R702	R502 - N927 - R957
CHBEV	Channel B even	R707	R508 - N947 - R957
CHBOD	Channel B odd	R702	R509 - N947 - R947
CHSELO	Channel select 0	D411	D501
CHSEL1	Channel select 1	D411	D501
DGLT	Deglitch control	R584	D503 - R584
DTJN	Dot join not		D504 - R596
DSOSWP	Digital storage osc sweet	N513	V4521
DOTSLT	Control signal for dot join	D313	D503 - D504
PLFT	Penlift	D313	R614
PLOTHT	Control signal for plot	D313	D502 - D512
PLOTX	Plot X	R608	X505
PLOTY	Plot Y	R611	X505
+PLOT	Pos. plot	D503	R592
-PLOT	Neg. plot	D503	R591
POSX	X position	N7003	D113 - R560
POSOFHT	Position off	D313	R555
POSXOUT	X position out	V554/V557	R4722
STCONVHT	Start conversion	D411	D501
XDAC09	Data bus for X DAC	D311/D312	N507
XPLOT	X plot signal	N513	R587
YDACO7	Data bus for Y DAC	D413	D502
+YOUT	Pos. Y DAC out	V531	R617
-YOUT	Neg. Y DAC out	V532	R616
ZCNTR	Z control	D505	V4618
ZONHT	Z on control	D314	D504

÷	




Figure 16.6 Circuit diagram of ADC DAC unit, Y-DAC circuit




Figure 14.12 DCL unit p.c.b.




Figure 14.13 Circ




Figure 14.13 Circuit diagram of DCL unit, display memory




Figure 16.7 ADC DAC unit p.c.b.




Figure 16.8 Circuit diagram of ADC DAC unit, X-DAC and ADC circuit




Figure 16.8 Circuit diagram of ADC DAC unit, X-DAC and ADC circuit

16-12






Figure 16.9 ADC DAC unit p.c.b.








Figure 16.10 Circuit diagram of ADC DAC unit, part 3

## 17. ADAPTATION UNIT (A16)

### 17.1 VERTICAL DISPLAY MODE SWITCH

The adaptation unit consists of diode switches. Depending on the selection of real-time mode or digital memory mode, the current signals of channels A and B are applied via the so-called "analogue signal path" or the so-called "digital signal path". The diode switches are under control of the signals SHAR and SHARN. The selection table is as follows:

signal	real-time mode	digital memory mode
MEMON-HT	LOW	HIGH
SHAR	-12 V	+12 V
SHARN	+12 V	-12 V

### 17.2 REAL TIME MODE AMPLIFIER

Selection of the analog signals path means that the current signals of channels A and B are directly coupled to the inputs of the analogue vertical channel switch D601 via diodes V609, V611, V612 and V613. The two devices D601 and D602 are connected in parallel and have the following switch selections:

	D601	D602		
	pin 10	pin 11	pin 10	
A	1	0	0	
В	0	1	0	
TRIG LEVEL VIEW	0.	0	1	
ADD	1	1 1	1	

Furthermore all possible 2, 3 or 4 channel combinations are possible in alternated and chopped display (see also section 5.4).

The stage comprises the following real-time functions:

- Channel B normal/invert (HIGH is invert) on D601-11. (The balance between normal/invert can be adjusted with R2212, see section 5.1)
- Trigger view invert (HIGH is invert) on D602-2.

The output is applied to the delay line driver on unit A2.

Channel A position control is obtained via long-tailed pair amplifier V626 and V627. This circuit is sourced by current source V628 and driven by N601. The channel B position control is identical but also includes a multiplexer D603 for normal/invert function.

## 17.3 DIGITAL MEMORY AMPLIFIER

Selection of the digital signal path means that the current signals of channels A and B are coupled to the common-base amplifier V616, V617, V621 and V622.

Because of the +12 V level of SHAR these transistors conduct and the currents are routed to the output. The output currents are applied to the  ${
m P}^2{
m CCD}$  unit Al8.

The position controls for both channels are determined by the same circuit as for the real-time path.

Next, MEMON-HT also causes the selection of the vertical current signals -YDAC and +YDAC. These signals are now routed to the delay-line driver via D602 on unit A2. Note that the DLDl and DLD2 outputs are only interconnected on A2 (see also figure 5.1).

In digital memory mode, selection can be made for trigger level view by applying a high level to D602-10. This d.c. signal is received from the trigger level view pre-amplifier on unit A2.

#### 17.4 SIGNAL NAME LIST

Signal name	Description	Signal source	Signal destination(s)
CHA	Channel A selection	D2603	D601
CH+A	Channel +A output	V616	R702
CH-A	Channel -A output	V617	R707
CH+AI	Channel +A input	D2002	V611 - V618 - R638
CH-AI	Channel -A input	D2002	V609 - V619 - R639
CHB	Channel B selection	D2603	D601
CH+B	Channel +B output	V622	R702
CH-B	channel -B output	V621	R701
CH+AI	Channel +B input	D2102	V613 - V624 - R653
CH-AI	Channel -B input	D2102	V612 - V623 - R652
DLD1	Delay line driver ch A	D601	D2203
DLD2	Delay line driver ch B	D602	D2203
INVAM	Invert ch A	D2602	D602
INVB	Invert ch B	D2602	D601 - D603
MEMOM-HT	Memory on	D222	R601
POS A	Position ch A	R2200	R634
POS B	Position ch B	R2220	R629
+TRIG	+ Trigger	R2404	D602
-TRIG	- Trigger	R2412	D602
TRGVW	Trigger view	D2603	D602
SHAR	Store hardware	V604/V606	V614 - V615
SHARN	Store hardware not	V608	V634 - V635
+YDAC	+ Y DAC signal	V531	R617
-YDAC	- Y DAC signal	V532	R616




Figure 17.1 Adaptation unit p.c.b.





Figure 17.2 Circuit






Figure 17.2 Circuit diagram of adaptation unit, part 1




Figure 17.3 Adaptation unit p.c.b.






Figure 17.4 Circuit





MAT 3036 871016

Figure 17.4 Circuit diagram of adaptation unit, part 2

## 18. MINI CCD UNIT (A17)

### 18.1 INTRODUCTION

The  $P^2CCD$  for channels A and B are situated on the mini CCD units A17 which are mounted on unit A18. The mini CCD units for ch. A and ch. B are identical.

WARNING: The P<sup>2</sup>CCD is a MOS device, which is highly sensitive to electrostatic discharges. It is not possible to replace it without causing damage, due to electrostatic discharges.

The P<sup>2</sup>CCD (Profiled Peristaltic Charge Coupled Device) - 0Q0204 - which is basically an analogue shift register, consists of an ODD-side and an EVEN-side. Each side consists of a sample gate, 256 stages through which the samples can be shifted and an output gate (see figure 18.1).




Figure 18.1 Schematic diagram of a P<sup>2</sup>CCD circuit

The clock signals of the ODD and the EVEN side are always in anti-phase (see figure 18.2).

- On the rising edge of the sample clock a sample of the input signal is taken.
- On the falling edge of the sample clock this sample is shifted to the first stage
- On the falling edge of the transport clock, all the samples in stages are shifted (transferred) one stage. The last sample is transferred to the output stage. The output stage is enabled when the gate reset signal is 0 V.

The  $P^2$ CCD circuit applies the samples to the Clamp, Integrate and Hold circuit (CIH circuit) on unit Al8, which takes over the samples. Then the gate reset signal is +12 V again, which resets the output capacitor.




Figure 18.2 Sample and transport sequence

### 18.2 INPUT BUFFER

The differential input current with a sensitivity of 100 uA/DIV is received via 50 0hm cables from adaptation unit Al6. This current is buffered by common-base amplifiers V701 and V702 and then applied to the shunt feedback amplifiers V703 and V704. This stage converts the input current into the voltage for the P<sup>2</sup>CCD. The d.c level of this signal is controlled by the DCIA (or DCIB) signal.

# 18.3 $P^2CCD - 0Q0204$

The P<sup>2</sup>CCD circuit 0Q0204 has the following pin connectors.

Pin	Name	Description
1	INE	Same signal as SAMPLE CLOCK EVEN but d.c. shifted. This d.c. value can be varied by potentiometer R894 for ch. A or R892 for ch. B on unit Al8.
2	G1E	d.c. barrier voltage level. This d.c. value can be varied by potentiometer R974 for ch. A or R977 for ch. B on unit Al8.
3	G2E	Input signal, even. The input signal can be varied by potentiometer R966 for ch. A or R970 for ch. B on unit A18.
4	G3E	SAMPLE CLOCK EVEN, takes samples of the input signal.
5	G4E	Same signal as SAMPLE CLOCK EVEN but d.c. shifted.
6	CLlin	TRANSPORT CLOCK EVEN, transfers the samples in all 256 even stages one stage further.
7	CL2IN	Same signal as TRANSPORT CLOCK EVEN but d.c. shifted
8	SUB	Default value of -2 V approx.
9	CL20	nc
10	CL10	nc
11	GSP	GATE SEPARATION. Default value of +4,8 V approx.

12	OUT EVEN	
13	DRSE	DRAIN RESET EVEN. Default value of +19,2 V approx.
14	GRE	GATE RESET EVEN signal. When 0 V, the even output is enabled, when +12 V, the even output is disabled.
15	GRO	GATE RESET ODD signal. When O V, the odd output is enabled, when +12 V, the odd output is disabled.
16	DRSO	DRAIN RESET ODD. Default value of +19,2 approx.
17	OUT ODD	Output signal odd.
18	DSFS	Supply voltage of +25 V.
19	CL30	nc
20	CL40	nc
21	SUB	Default value of -2 V approx.
22	CL40	Same signal as TRANSPORT CLOCK ODD but d.c. shifted.
23	CL30	TRANSPORT CLOCK ODD, transfers the samples in all 256 odd stages one stage further.
24	G40	Same signal as SAMPLE CLOCK ODD but d.c. shifted.
25	G30	SAMPLE CLOCK ODD, takes samples of the input signal.
26	G20	Input voltage, odd. The input signal can be varied by potentiometer R966 for ch. A or R970 for ch. B on unit A18.
27	G10	d.c. barrier voltage level. This d.c. value can be varied by potentiometer R974 for ch. A or R977 for ch. B on unit A18.
28	INO	Same signal as SAMPLE CLOCK ODD but d.c. shifted. This d.c. value can be varied by potentiometer R894 for ch. A or R892 for ch. B on unit A18.

The output signals are buffered by emitter-followers V736 for EVEN and V766 for ODD and then applied to multiplexers D901 and D911 on the  $P^2$ CCD unit A18.




Figure 18.3 Output signal

value of the sample.

While the output stage of the  $P^2CCD$  is reset by the GRE signal its output voltage is about 19,2 V. This voltage is determined by a resistor divider network at the DRSE input. When the RESET is removed, the output drops to an undefined level X. On the falling edge of the transport clock, the sample leaves the output stage of the  $P^2CCD$ . Now the output voltage drops to level Y. The voltage difference between level X and level Y represents the

This voltage difference is detected by the input of the CIH circuit (see section 19.4).

The following table gives a list of sample clock frequencies and the slower read-out frequencies for all-time base position.

TIME/DIV	mode	sample clock freq.	read-out freq.	
0,5 us	P	50 MHz	50 kHz	
1 us	P	25 MHz	50 kHz	
2 us	P	12,5 MHz	50 kHz	
5 us	P	5 MHz	50 kHz	
10 us	P	2,5 MHz	50 kHz	
20 us	P	1,25 MHz	50 kHz	
50 us	P	500 kHz	50 kHz	
0,1 ms	P	250 kHz	50 kHz	
0,2 ms	P	125 kHz	50 kHz	
0,5 ms	D	50 kHz	50 kHz	
l ms	D	50 kHz	50 kHz	
2 ms	D	50 kHz	50 kHz	
5 ms	D	40 kHz	40 kHz	
10 ms	D	40 kHz	40 kHz	
20 ms	D	40 kHz	40 kHz	
50 ms	D	40 kHz	40 kHz	
0,1 s	D	40 kHz	40 kHz	
0,2 s	D	40 kHz	40 kHz	
0,5 s	D	40 kHz	40 kHz	
1 s	R	40 kHz	40 kHz	
2 s	R	40 kHz	40 kHz	
5 s	R	40 kHz	40 kHz	
10 s	R	40 kHz	40 kHz	
20 s	R	40 kHz	40 kHz	
50 s	R	40 kHz	40 kHz	

## 18.4 SIGNAL NAME LIST

Signal name	Description	Signal source	Signal destination(s)
BARA	Barriër ch. A	R974	R725
BARB	Barriër ch. B	R977	R725
BIASA	Bias voltage ch. A	R894	N701
BIASB	Bias voltage ch. B	R892	N701
CH+A	Channel +A input	V616	R702
CH-A	Channel -A input	V617	R707
CH+B	Channel +B input	V622	R702
CH-B	Channel -B input	V621	R701
DCIA	DC level in ch. A	N921	R715
DCIB	DC level in ch. B	N922	R715
DCOA	DC level out ch. A	R717/R718	N921
DCOB	DC level out ch. B	R717/R718	N922
OUTAEV	Output ch. A even	V736	D911
OUTAOD	Output ch. A odd	V766	D901
OUTBEV	Output ch. B even	V736	D911
OUTBOD	Output ch. B odd	V766	D901
RSTEV-LT	Reset even	R407	R751
RSTOD-LT	Reset odd	R406	R781
SCEAM	Sample clock even ch. A	L806	D731
SCEBM	Sample clock even ch. B	L836	D731
SCOAM	Sample clock odd ch. A	L801	D731
SCOBM	Sample clock add ch. B	L831	D731
TCEAM	Transport clock even ch. A	L822	D731
TCEBM	Transport clock even ch. B	L852	D731
TCOAM	Transport clock odd ch. A	L816	D731
TCOBM	Transport clock odd ch. B	L846	D731






Figure 18.4 Mini CCD unit p.c.b.



Figu:






Figure 18.5 Circuit diagram of mini CCD unit

## 19. **P<sup>2</sup>CCD UNIT (A18)**

The  $P^2CCD$  unit consists of:

- The ACE (Advanced Customised ECL) device with associated circuit
- The clock drivers circuits.-The Mini CCD default circuits
- The P<sup>2</sup>CCD output circuit

Next, the two mini CCD units which are mounted on this unit are described separately in Chapter 18.

## 19.1 ACE (ADVANCED CUSTOMISED ECL)

The CCD logic and fast time-base divider are integrated in an ECL-GATE-ARRAY D801. It contains various fast dividers to generate the sample and transport clock from the FCH and FCL signals in P-mode. It also contains the logic for the change over to the slow clock (SWCK) for the read out stroke in P-mode. In the Direct mode the sample and transport clocks are derived from SWTB.

In D-mode, the sample and transport clock has a clock-frequency of 50 kHz (D1 mode) or 40 kHz (D2 mode). These frequencies are derived from signal SWCK (100 kHz in D1 mode and 80 kHz in D2 mode).

In P-mode the delay counter indicates the moment when the P<sup>2</sup>CCD is read. The delay counter consists of a 4-bit presettable counter internal in the ECL-GATE-ARRAY and a 16-bit external counter D887.

The output lines are at ECL level (-0,9 V...-1,7 V).
The output signals TCEV, CDRD, DTUF and DCC are buffered and converted into a TTL level.

The digital time-base generator in P-mode is driven by a 100 MHz crystal oscillator. The oscillator can be switched-on and -off by the signal OSCON-LT.

#### 19.2 CLOCK DRIVERS

Each SAMPLE AND TRANSPORT clock driver consists of two transistors with a current source. To increase the bandwidth of the signal a coil is added between the collector and the gate capacitance of the P<sup>2</sup>CCD; the sample clock drivers are buffered by a bridged T-network.




Figure 19.1 Principle of the sample clock drivers

The inputs are at ECL level (-0.9 V...l., 7 V) and are derived from the ACE. These are converted into a 0....9 V signal for the sample clock drivers or 0....6 V signal for the transport clock drivers.

#### 19.3 MINI CCD DEFAULT CIRCUITS

The default settings BIAS A (BIAS B) and +27 V for the  $P^2$ CCD are obtained by resistor dividers or by a zener diode. The d.c. value of BIAS A (BIAS B) can be varied by potentiometer R894 (R892).

The level shifter D921 converts the TTL signals DISOD-HT, DISEV-HT, SPOD and SPEV into the same signals but at CMOS level (signal between 0...+12 V). The sample signal SAMPLEHT is split up into a sample Odd or sample Even signal by D922.

## 19.4 P<sup>2</sup>CCD OUTPUT

The  $P^2$ CCD output circuit consists of 4 CIH (Clamp Integrate Hold) circuits followed by the analogue leakage correction.

Since channel A and B are identical, and the even and odd side of each channel are identical, only channel A odd side of the CIH is described.




Figure 19.2 CIH circuit

The CIH receives its signal from the P<sup>2</sup>CCD.

The first stage is multiplexer D901, which serves as a level shifter.

D901 detects the voltage difference between level X and Y which represents the value of the sample and sets the voltage reference level X to 0 V. When DSOD is high, capacitor C901 is clamped to ground and charged to the voltage X. Then, when INTOD is high, capacitor C901 passes this d.c. sample voltage Y-X to the next stage.

The second stage, integrator N901 has two functions: it filters and amplifies the sample voltage. During the time that INTOD is high the sample voltage is present and the output of N901 is rising linearly. Then when INTOD is low again, the output of N901 gives a constant voltage. Next, when DISOD is high capacitor C903 is short-circuited by D903 and is discharged so that it is ready for a new cycle. The output of this stage is buffered by a dual FET V903.

The third stage is the sample and hold circuit D904. The constant outout voltage of the previous stage charges the hold capacitor C904 during the time that SMPOD is high.

If SMPOD is low, the capacitor C904 is isolated from the second stage and holds its charge; the output voltage of N904 is now constant.

The outputs of the odd and even signals of ch. A (B) are applied to the analogue leakage correction.




Figure 19.4 Analogue leakage correction.

The two samples CH.A ODD and CH.A EVEN contain the samples with a certain analogue common leakage. The odd and even signals are in anti-phase while the leakage is in phase. The circuit can be split into three phases:

- Adding of both signals by R904 and R909. This results in a double leakage signal on N905-6.
- Amplifier by -1/2 by N905. The result is a pure leakage signal on N905-7.
- Adding the pure leakage signal to the ch. A odd (or: ch. A even) signal by N9267. This results in the AOD and AEV signals.

In this way, the final samples AOD and AEV are corrected for leakage. These samples are applied to the ADC circuit on unit Al5.

#### 19.5 SIGNAL NAME LIST

Signal name	Description	Signal source	Signal destination(s)
BARA	Barriër ch. A	R974	R760 - R770
BARA	Barriër ch. A	R974	R760 - R770
BARB	Barriër ch. B	R977	R760 - R770

Signal name	Description	Signal source	Signal destination(s)
BIASA	Bias voltage ch. A	R894	N701
BIASB	Bias voltage ch. B	R892	N701
CDRD-HT	CCD read	R883	D406 - D411
CHAOD	Channel A odd signal	R927	R501
CHAEV	Channel A even signal	R937	R502
CHBOD	Channel B odd signal	R947	R508
CHBEV	Channel B even signal	R957	R509
DCCLK	Delay counter clock	R886	D218
DCIA	DC level in ch. A	N921	R715
DCIB	DC level in ch. B	N922	R715
DCOA	DC level out ch. A	R717/718	R968
DCOB DCWE-HT	DC level out ch. B	R717/718	R972
DISEV-HT	Delay counter write	D316	D801
DISOD-HT	Discharge even (5V) Discharge odd (5V)	R403	D921 - D922
DSEV-HT	Discharge even (12V)	R404	D921 - D922
DSOD-HT	Discharge even (12V) Discharge odd (12V)	D921	D903
DTTC-LT	Delay trigger terminal count	D921	D903
DTUF-HT			D801
ED03	Delay trigger underslow Buffered data bus	R884	D402
EDCLT		R413R417	
FCH	Enable delay counter Fast clock high	R401	D221 - D801
FCL	Fast clock low	R874	D801
INTEV-HT		R875	D801
INTOD-HT	Integrate even Integrate odd	R411	D911
OUTAEV	Output ch. A even	R409	D901
OUTAOD	Output ch A odd	V736	D911
OUTBEV	Output ch. A even	V766 V736	D901
OUTBOD	Output ch. B odd	V766	D911
OSCON-LT	Oscillator on	D313	D901
OBCON-LI	Oscillator on	בוכע	D401 - D406 - D801 - R862
RSSW	Reset slow clock	R407	D801 - R862
SAMPLEHT	Sample clock	R407	
SCEA	Sample clock even ch. A	D801	D922 R806
SCEAM	Sample clock even ch. A	L806	D731
SCEB	Sample clock even ch. B	D801	R836
SCEBM	Sample clock even ch. B	L836	D731
SCOA	Sample clock odd ch. A	D801	R801
SCOAM	Sample clock odd ch. A	L801	D731
SCOB	Sample cleck odd ch. B	D801	R831
SCOBM	Sample clock odd ch. B	L831	D731
SMPEV-HT	Sample even	D921	D914
SMPOD-HT	Sample odd	D921	D904
STWE-HT	Status write	D316	D801
SWCK	Slow clock	D412	D801
SWTB	Slow time base	D218	D801 - D412
TBWE-HT	Time base write	D316	D801 - D412
TCEA	Transport clock even ch. A	D801	R822
TCEAM	Transport clock even ch. A	L822	D731 - R747
TCEB	Transport clock even ch. B	D801	R852
TCEBM	Transport clock even ch. B	L852	D731 - R747
TCEV-LT	Transport clock even	R882	D401 - D408 -
· · · · · · · · · · · · · · · · · · ·	r Jaoon oron		D411
TCOA	Transport clock odd ch. A	D801	R816
TCOAM	Transport clock odd ch. A	L816	D731 - R777
TCOB	Transport clock odd ch. B	D801	R846
TCOBM	_	L846	D731 - R777
			20111

19-5




Figure 19.4 P<sup>2</sup>CCD unit p.c.b.




Figure 19.5 Circuit diagram of P<sup>2</sup>CCD, ACE




Figure 19.5 Circuit diagram of P<sup>2</sup>CCD, ACE

MAT3044 871016






Figure 19.6 Circuit diagram of P<sup>2</sup>CCD, clock drivers

18885 | 18885 | 18888 | 18888 | 18888 | 18888 | 18888 | 18888 | 18888 | 18888 | 18888 | 18888 | 18888 | 18888 | 18888 | 18888 | 18888 | 18888 | 18888 | 18888 | 18888 | 18888 | 18888 | 18888 | 18888 | 18888 | 18888 | 18888 | 18888 | 18888 | 18888 | 18888 | 18888 | 18888 | 18888 | 18888 | 18888 | 18888 | 18888 | 18888 | 18888 | 18888 | 18888 | 18888 | 18888 | 18888 | 18888 | 18888 | 18888 | 18888 | 18888 | 18888 | 18888 | 18888 | 18888 | 18888 | 18888 | 18888 | 18888 | 18888 | 18888 | 18888 | 18888 | 18888 | 18888 | 18888 | 18888 | 18888 | 18888 | 18888 | 18888 | 18888 | 18888 | 18888 | 18888 | 18888 | 18888 | 18888 | 18888 | 18888 | 18888 | 18888 | 18888 | 18888 | 18888 | 18888 | 18888 | 18888 | 18888 | 18888 | 18888 | 18888 | 18888 | 18888 | 18888 | 18888 | 18888 | 18888 | 18888 | 18888 | 18888 | 18888 | 18888 | 18888 | 18888 | 18888 | 18888 | 18888 | 18888 | 18888 | 18888 | 18888 | 18888 | 18888 | 18888 | 18888 | 18888 | 18888 | 18888 | 18888 | 18888 | 18888 | 18888 | 18888 | 18888 | 18888 | 18888 | 18888 | 18888 | 18888 | 18888 | 18888 | 18888 | 18888 | 18888 | 18888 | 18888 | 18888 | 18888 | 18888 | 18888 | 18888 | 18888 | 18888 | 18888 | 18888 | 18888 | 18888 | 18888 | 18888 | 18888 | 18888 | 18888 | 18888 | 18888 | 18888 | 18888 | 18888 | 18888 | 18888 | 18888 | 18888 | 18888 | 18888 | 18888 | 18888 | 18888 | 18888 | 18888 | 18888 | 18888 | 18888 | 18888 | 18888 | 18888 | 18888 | 18888 | 18888 | 18888 | 18888 | 18888 | 18888 | 18888 | 18888 | 18888 | 18888 | 18888 | 18888 | 18888 | 18888 | 18888 | 18888 | 18888 | 18888 | 18888 | 18888 | 18888 | 18888 | 18888 | 18888 | 18888 | 18888 | 18888 | 18888 | 18888 | 18888 | 18888 | 18888 | 18888 | 18888 | 18888 | 18888 | 18888 | 18888 | 18888 | 18888 | 18888 | 18888 | 18888 | 18888 | 18888 | 18888 | 18888 | 18888 | 18888 | 18888 | 18888 | 18888 | 18888 | 18888 | 18888 | 18888 | 18888 | 18888 | 18888 | 18888 | 18888 | 18888 | 18888 | 18888 | 18888 | 18888 | 18888 | 18888 | 18888 | 18888 | 18888 | 18888 | 18888 | 18888 | 18888 | 18888 | 18888 | 18888 | 18888 | 18888





19-10



971014 971014

Figure 19.7 P<sup>2</sup>CCD unit p.c.b.




Figure 19.8 Circuit diagram of P<sup>2</sup>CCD, part 3

MAT 3042 871016




Figure 19.9 Circuit diagram of P<sup>2</sup>CCD, CIH circuit

### 20. PERFORMANCE CHECK

#### 20.1 GENERAL INFORMATION

WARNING: Before switching-on, ensure that the instrument has been installed in accordance with the Installation Instructions outlined in Section 2 of the Operating Manual.

This procedure is intended to:

- Check the instruments'specification.
- Be used for incoming inspection to determine the acceptability of newly purchased instruments and/or recently recalibrated instrument.
- Check the necessity of recalibration after the specified recalibration intervals.

NOTE: The procedure does not check every facet of the instruments calibration; rather, it is concerned primarily with those parts of the instrument which are essential to measurement accuracy and correct operation. Removing the instruments covers is not necessaryto perform this procedure. All checks are made from the outside of the instrument.

If the test is started within a short period after switching-on, bear inmind that steps may be out of specification, due to insufficient warming-up time.

Warming-up time under average conditions is 30 minutes.

The performance checks are made with a stable, well-focussed, low-intensity display. Unless otherwise noted, adjust the intensity and trigger-level controls as needed.

#### IMPORTANT NOTES

- \* At the start of every check, the controls always occupy the AUTO SET position, unless otherwise stated.
- \* The input voltage has to be supplied to the A-input; unless otherwise stated. Set the TIME/DIV switch to a suitable position; unless otherwise stated.
- \* Tolerances given are for the instrument under test and do not include test equipment error.
- \* In this chapter in some checks channel B is mentioned between brackets behind channel A. It is advised to perform first channel A checks. After that the checks for channel B can be done.




Figure 20.1 SOFTSTART condition

#### 20.2 PRELIMINARY SETTINGS

- Switch-on the instrument (no input signal).
- Check if all LCD segments are on for approx. 1 sec.
- Press MENU and AUTO SET in sequence.
- Check if the frontcontrols are set the softstart condition as indicated in figure 20.1.
- At the start of every check only AUTO SET must be pressed (after the input signal is applied).

#### 20.3 RECOMMENDED TEST EQUIPMENT

The test equipment that must be used for this performance check is as given in section 22.2, except:

Trimming tool kit Oscilloscope Digital multimeter 20.4 CHECKING PROCEDURE

20.4.1		POWER SUPPLY (characteristics section 2.14)
*	SUBJECT	Line voltage input
	TEST EQUIPMENT	Variable mains transformer
	MAINS VOLTAGE	Between 100 V and 240 V ac (r.m.s.) Frequency: 50 Hz400 Hz
	SETTINGS	- Press POWER ON - Apply CAL signal to input A - Press AUTO SET
	REQUIREMENTS	<ul> <li>Starts at any mains voltage between 100 V240 V ac (r.m.s.)</li> <li>Instruments performance does not change over indicated mains voltage range; displayed CAL signal distortion-free and with equal intensity.</li> </ul>
	MEASURING RESULTS	
*	SUBJECT	Power Consumption (ac source)
	TEST EQUIPMENT	Wattmeter (moving iron meter)
	MAINS VOLTAGE	Mains voltage 220 V (r.m.s.).
	SETTINGS	Press POWER ON
	REQUIREMENTS	Consumes : 70 W
	MEASURING RESULTS	.,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,
20.4.2		VERTICAL DEFLECTION OR Y-AXIS (characteristics section 2.2)
*	SUBJECT	Vertical Deflection coefficients and input coupling of Channels A and B
	TEST EQUIPMENT	Square-wave calibration generator (PG506)
٠	INPUT VOLTAGE	Square-wave signal 1 kHz to input A(B), amplitude 10 mVpp20 Vpp in 1-2-5 steps
	SETTINGS AND REQUIREMENTS	<ul> <li>Apply a l kHz square wave signal of 5 mV to input A(B)</li> <li>Set A (B) to 2 mV/div.</li> <li>Check if the amplitude of the signal is 5 div. (+or- 3%)</li> <li>Increase the input amplitude and vertical sensitivity with the following steps:</li> </ul>
	Input voltage (pp)	A (B) setting Requirements Measuring results
	10 mV 20 mV 50 mV 0,1 V 0,2 V 0,5 V 1 V 2 V 5 V 10 V 20 V	2 mV 5 div.(+or-3%)

*	SUBJECT	Variable gain control range (continued procedure of previous subject)
	SETTING	- Turn VAR control fully anti-clockwise
	REQUIREMENTS	- Check if displayed amplitude <2 div. (1:>2,5)
	MEASURING RESULTS	
*	SUBJECT	Input coupling (continued procedure of previous subject)
	SETTINGS AND REQUIREMENTS	- Turn VAR control fully clockwise Press "0"; check if input signal is interrupted Press "0" again and then AC/DC - Check if in DC position the signal shifts upwards
	MEASURING RESULTS	
*	SUBJECT	Frequency response
	TEST EQUIPMENT	Constant amplitude sine-wave generator (SG503)
	INPUT VOLTAGE	Constant amplitude sine-wave signal, 120 mV frequency 50 kHz50 MHz to input A (B).
	SETTINGS AND	- Set A (B) to 20 mV/div.
	REQUIREMENTS	- Apply 50 kHz sine-wave signal to A (B) - Adjust trace height to exactly 6 div.
		<ul> <li>Increase the frequency of the input signal up to 50 MHz.</li> <li>Check if the vertical deflection is &gt; 4,2 div.</li> <li>(-3 dB) over the complete bandwidth range</li> </ul>
		<pre>(&gt;50 MHz) Reduce the amplitude of the input signal to 12 mV and the frequency to 50 kHz Set A (B) to 2 mV.</pre>
		- Adjust the trace height to exactly 6 div.
		<ul> <li>Increase the frequency up to 35 MHz.</li> <li>Check if the vertical deflection is &gt; 4,2 div.</li> <li>(-3 dB) over the complete bandwidth range</li> <li>(&gt;35 MHz)</li> </ul>
	MEASURING RESULTS	
al.		Rise-Time
*	SUBJECT	THE RISE TIME IS A CALCULATED VALUE, ACCORDING
	IMPORTANT	FORMULA: BANDWIDTH X RISE-TIME = 0,35
	TEST EQUIPMENT	Fast-rise square-wave generator (PG506)
	INPUT VOLTAGE	Fast-rise square-wave signal < 1 ns to input A (B) frequency: 1MHz.
	SETTINGS	- Set A(B) to 50 mV/div - Press TB MAGN - Set TB to 5 ns/div - Adjust the trace height exactly between the dotted lines 0% and 100% (5 div.)

```
Important: Tp (measured)=
REOUIREMENTS
                       T_R(input signal)^2 + T_R(oscilloscope)^2
                    - Check the rise-time, measured between the 10%
                      and 90% lines (4 div.);
                   * rise-time must be: 7 ns or less (1,4 subdiv. or
                      MEASURING RESULTS
                   Pulse response
SUBJECT
                   Fast-rise square-wave generator (PG506)
TEST EQUIPMENT
                   Fast-rise square-wave signal (< 1 ns) to input
INPUT VOLTAGE
                   NOTE: Take the pulse distortion of the calibration
SETTINGS AND
                         generator (2%) into account when performing
REQUIREMENTS
                         the now following calibration steps. The
                         pulse response of the signal at the output of
                          the generator is optimal with max. pulse
                          amplitude.
                   - The required fast rise-time square-wave must be
                     obtained from the square-wave generator.
                   - Adjust channel A (B) to an input sensitivity of
                     20 mV/div.
                    - Select DC input coupling for channel A (B)
                    - Apply a 1 MHz/5 div. (+ and - 2,5 div.) square-
                     wave signal with a rise-time of l ns to input A
                    - Set TB to 50 ns/div.
                    - Press TB MAGN on.
                    - Check the pulse response;
                     * Overshoot, ringing and rounding:
                        <1.5 subdiv. p-p
                     * Duration of ringing: 20 ns (ringing must be
                       ended when amplitude is 1/3 of starting
                        amplitude
                      * Hole or bump: <0,7 subdiv. (peak)
                      * Drop or tilt: <0,7 subdiv. (peak)
MEASURING RESULTS
                    Noise
SUBJECT
TEST EQUIPMENT
INPUT VOLTAGE
                    - Set channel A and B to 20 mV/div.
SETTINGS
                    - Press A/B: channel A and B on
                    - Press ALT/CHOP for CHOP mode
                    - Press AC/DC of both channels for DC input
                      coupling
                    - Check if the traces are not thicker than 0,5
REQUIREMENT
```

MEASURING RESULTS

*	SUBJECT	Vertical Dynamic range
	TEST EQUIPMENT	Constant amplitude sine-wave generator
	INPUT VOLTAGE	Sine-wave signal of 10 MHz, 2,4 Vpp to input A(B)
	SETTINGS	<ul> <li>Apply sine-wave signal of 10 MHz, 2,4 Vpp to input A(B).</li> <li>Set A (B) to 100 mV/div.</li> <li>Shift with the Y POS control the sine-wave vertically over the screen.</li> </ul>
	REQUIREMENT	<ul> <li>Check if the top and bottom of the sine-wave signal can be displayed distortion-free (24 div. trace height).</li> </ul>
	INPUT VOLTAGE	Sine-wave signal of 50 MHz, 1,6 Vpp to input A(B)
	SETTINGS	<ul> <li>Set A (B) to 200 mV/div.</li> <li>Set the trace height to exactly 8 div.</li> <li>Increase the frequency of the input signal up to 50 MHz</li> </ul>
	REOUIREMENT	<ul> <li>Check if a sine-wave signal of 8 div. is displayed distortion-free.</li> </ul>
	MEASURING RESULTS	,,,
*	SUBJECT	Position range (vertical)
	TEST EQUIPMENT	LF Sine-wave generator
	INPUT VOLTAGE	Sine-wave signal of 1 kHz, 8 V to input A(B)
	SETTINGS	<ul> <li>Adjust the channel A (B) input sensitivity to 1 V/div.</li> <li>Apply a sine-wave of 1 kHz/8 div. to the channel A (B) input.</li> <li>Adjust the channel A (B) input sensitivity to 500 mV/div.</li> <li>Rotate the channel A (B) Y POS control fully clockwise and anti-clockwise</li> </ul>
	REQUIREMENT	<ul> <li>Check if the top and the bottom of the signal can be positioned on the vertical centre line of the screen.</li> </ul>
	MEASURING RESULTS	
*	SUBJECT	Decoupling factor between channels A and B at 10 MHz
	TEST EQUIPMENT	Sine-wave calibration generator (SG503)
	INPUT VOLTAGE	Sine-wave signal 10 MHz, 4 V to input A(B)
	SETTINGS	- Set channel A and B to 0,5 V/div Apply sine-wave input signal to input A(B) - Press AUTO SET - Set the trace height to 8 div Press A/B (channel with input signal off).
	REQUIREMENTS	- Check if trace height of channel without input signal B(A) is < 0,08 div. (1:>100)
	MEASURING RESULTS	

*	SUBJECT	Decoupling factor between channels A and B at 50 MHz
	TEST EQUIPMENT	HF sine-wave generator (SG503)
	INPUT VOLTAGE	50 MHz sine-wave signal, 4 V to input A(B)
	SETTINGS	- Do the same settings as indicated above
	REQUIREMENTS	- Check if trace height of channel without input signal B(A) is <0,16 div. (1:>50)
	MEASURING RESULTS	
*	SUBJECT	Common Mode Rejection Ratio
	TEST EQUIPMENT	HF constant Amplitude sine-wave generator (SG503)
	INPUT VOLTAGE	Sine wave signal 1 MHz, 4 Vpp to inputs A and B
	SETTINGS	- Set A and B to $500 \text{ mV/div.}$ (8 div.)
		<ul> <li>Set input coupling of channels A and B to DC</li> <li>Adjust the VAR controls for minimum trace height difference of channel A and B</li> <li>Press ADD/INVERT three times (ADD and INVERT on)</li> </ul>
	REQUIREMENT	- Check if the trace height of the A-B signal is <0,08 div.
	MEASURING RESULTS	
*	SUBJECT	LF linearity (vertical)
	TEST EQUIPMENT	LF square-wave generator
	INPUT VOLTAGE	Square-wave signal 50 kHz, 200 mV to input A(B)
	SETTINGS	<ul> <li>Set A (B) to 100 mV/div.</li> <li>Set the square-wave signal in the vertical centre of the screen.</li> <li>Adjust the square-wave signal to exactly 2 div. trace height.</li> <li>Shift the signal with the Y POS control to the two upper and lower div. of the screen.</li> </ul>
	REQUIREMENT	- Check if the trace height in the two upper and lower div. is 2 div. (max. ampl. deviation must be <3%)
	MEASURING RESULTS	••••••••••
*	SUBJECT	Visual Signal Delay
	TEST EQUIPMENT	Square wave calibration generator (PG506)
	INPUT VOLTAGE	Fast-rise input signal 1 MHz, $\leq 1$ ns, 0,5 V to input A
	SETTINGS	- Apply fast-rise input signal to input A - Press AUTO SET - Set A to 100 mV/div Set MAIN TB to 50 ns/div Press TB MAGN and turn X POS - Set INTENSITY fully clock-wise
	REQUIREMENT	- Check if visual signal delay is >15 ns
	MEASURING RESULTS	

SUBJECT

Base line jump

TEST EQUIPMENT

-

INPUT VOLTAGE

---

SETTINGS

#### Attenuator balance

- This check must be done in the service menu OFFS-A.
  - To enter this menu proceed as follows:
- Press MENU and keep it pressed and then press AUTO SET.
- Select OFFS-A of CRT function controls.
- Check LCD display: "3.0" flashing.
- The attenuator is now switched between the 1-2-5 positions.
- Check if the base line do not jump more than 1,5 subdiv.

#### VAR balance

- Press mV of ch. A UP-DOWN control.
- Check LCD display: "3.1" flashing.
- Rotate VAR control of channel A and B
- Check if the base lines do not jump more than 1 subdiv.

#### X1/X10 attenuator offset

- Press mV of ch. A UP-DOWN control.
- Check LCD display: "3.2" flashing.
- Check if the base lines do not jump more than 1 subdiv.

#### NORMAL-INVERT jump

- Press mV of ch. A UP-DOWN control four times.
- Check LCD display: "3.6" flashing.
- Check if the displayed point does not jump more than 1 subdiv.
- Press AUTO SET two times to leave the SERVICE MENU

MEASURING RESULTS

20.4.3		HORIZONTAL DEFLECTION OR X-AXIS (characteristics section 2.3)
*	SUBJECT	OFFSET of trigger point
	TEST EQUIPMENT	_
	INPUT VOLTAGE	-
	SETTINGS AND REQUIREMENT	- This check must be done in the SERVICE MENU OFFS-A. To enter this menu proceed as follows: - Press MENU and keep it pressed and then press AUTO SET Select OFFS-A of CRT function controls Press mV of ch. A UP-DOWN control three times Check LCD display: "3.3" flashing Turn Y POS of channel B and set the point in vertical centre of the screen Check if the displayed point does not jump more than 1,5 subdiv horizontally - Press mV of ch. A UP-DOWN control Check LCD display: "3.4" flashing Turn Y POS of A and set point in the vertical centre - Check if the displayed point does not jump more than 1,5 subdiv. horizontally - Press mV of ch. A UP-DOWN control Check LCD display: "3.5" flashing Turn Y POS of B and set point in vertical centre - Check if the displayed point does not jump more than 1,5 subdiv Press AUTO SET two times to leave the SERVICE MENU
	MEASURING RESULTS	
*	SUBJECT	X Deflection
	TEST EQUIPMENT	LF sine-wave generator
	INPUT VOLTAGE	Sine wave signal 2 kHz, 3 div. trace height to input A
	SETTINGS AND REQUIREMENTS	<ul> <li>Press AUTO SET</li> <li>Set the trace height to 3 div.</li> <li>Press X DEFL</li> <li>Check if only X DEFL is on</li> <li>Select A of trigger source</li> <li>Check if a line under an angle of 45° is displayed.</li> </ul>
	MEASURING RESULTS	
*	SUBJECT	Deflection coefficient
	TEST EQUIPMENT	Time marker generator (TG501)
	INPUT VOLTAGE	Time marker signal 50 ns0,5 s
	SETTINGS	- Apply a time marker signal of 50 ns to input A - Press AUTO SET

REQUIREMENT

- Check the deflection coefficients in TB Xl and TB Xl0 according the table below:

Time marker	1	Max. coef	f. error	Measuring results
pulse	setting	TB X1	TB X10 TB MAGN on	
50 ns	50 ns	3%	4%	
0,1 us	0,1 us	3%	4%	
0,2 us	0,2 us	3%	4%	
0,5 us	0,5 us	3%	4%	
l us	1 us	3%	4%	
2 us	2 us	3%	4%	
5 us	5 us	3%	4%	
10 us	10 us	3%	4%	
20 us	20 us	3%	4%	
50 us	50 us	3%	4%	
0,1 ms	0,1 ms	3%	4%	
0,2 ms	0,2 ms	3%	4%	
0,5 ms	0,5 ms	3%	4%	
1 ms	1 ms	3%	4%	
2 ms	2 ms	3%	4%	
5 ms	5 ms	3%	4%	
10 ms	10 ms	3%	4%	
20 ms	20 ms	3%	4%	
50 ms	50 ms	3%	4%	
0,1 s	0,1 s	3%	4%	
0,2 s	0,2 s	3%	4%	
0,5 s	0,5 s	3%	4%	•••••

SUBJECT	Variable control ratio (VAR TB) and TB Magnifier balance
TEST EQUIPMENT	Time marker generator (TG501)
INPUT VOLTAGE	Time marker signal 1 us to input A
SETTINGS	<ul> <li>Set TB to 0,2 us/div; marker on first and sixth graticule line</li> <li>Set the TB VAR fully anti-clockwise</li> </ul>
REQUIREMENT	- Check if the VAR control range overlaps the time base steps 0,2 us to 0,5 us; first marker on first graticule line and second marker on the third graticule line or closer to the first marker (2,5:1)
SETTINGS	<ul> <li>Set the TB VAR control fully clockwise</li> <li>Set the top of the second marker pulse exactly in the horizontal centre of the graticule</li> <li>Press TB MAGN (on)</li> </ul>
REQUIREMENT	- Check if the top of the second marker pulse is not shifted more than 2,5 subdiv.
MEASURING RESULTS	

*	SUBJECT	Horizontal Deflection coefficients
	TEST EQUIPMENT	Sine wave generator
	INPUT VOLTAGE	Sine wave signal 2 kHz, 4 div. trace height to input A
	SETTINGS	<ul> <li>Press EXT X DEFL</li> <li>Press A/B twice for only ch. B display</li> <li>Select A as X DEFL source with TRIG or X SOURCE</li> </ul>
	REQUIREMENT	<ul> <li>Check if a horizontal line of 4 div. is displayed (+or- 5%).</li> </ul>
	INPUT VOLTAGE	- Sine wave signal 2 kHz, 1 V to input EXT
	SETTINGS AND	- Select EXT with TRIG or X SOURCE
	REQIREMENTS	<ul> <li>Press X DEFL</li> <li>Check if a horizontal line of 10 div. (+or- 5%) is displayed.</li> <li>Select LINE with TRIG or X SOURCE</li> <li>Check if a horizontal line is displayed of approx 6 div. (at 220 V mains voltage)</li> </ul>
	MEASURING RESULTS	•••••••••••••••••••••••••••••••••••••••
*	SUBJECT	Frequency response (horizontal)
	TEST EQUIPMENT	Constant amplitude sine-wave generator (PG506)
	INPUT VOLTAGE	Constant amplitude sine-wave signal, 30 mV, 50 kHz2 MHz to input A
	SETTINGS	<ul> <li>Set A to 5 mV/div</li> <li>Apply a 50 kHz sine-wave signal to input A</li> <li>Adjust the trace height to exactly 6 div.</li> <li>Press X DEFL</li> <li>Select A as horizontal deflection source with TRIG or X SOURCE</li> <li>Adjust the input voltage for exactly 6 div. horizontal deflection</li> <li>Increase the frequency of the input signal up to 2 MHz</li> </ul>
	REQUIREMENTS	<ul> <li>Check if the trace width is &gt; 4,2 div.</li> <li>(-3 dB) over the complete bandwidth range.</li> </ul>
	MEASURING RESULTS	
	TEST EQUIPMENT	LF Sine-wave generator
	INPUT VOLTAGE	Sine-wave signal, 10 Hz, 6 div. trace height to input A
	SETTINGS	<ul> <li>Set the vertical deflection of A to exactly 6 div.</li> <li>Select X DEFL and A as X DEFL source</li> <li>Decrease the frequency of the input signal.</li> </ul>
	REQUIREMENT	- Check if the frequency of the input signal is much lower than 10 Hz at a trace width of 4,2 div.
	MEASURING RESULTS	

\* SUBJECT

Maximum phase shift between horizontal and

vertical deflection.

TEST EQUIPMENT

LF sine-wave generator

INPUT VOLTAGE

Sine wave signal, 2 kHz...100 kHz, trace height

6 div.

**SETTINGS** 

- Press X DEFL

- Select A for horizontal deflection with TRIG or


X SOURCE

- Set the trace height to exactly 6 div.

- Increase the input frequency up to 100 kHz.

REQUIREMENT

- Check if the phase shift <3° (see figure below)



#### MEASURING RESULTS

20.4.4		TRIGGERING (characteristics section 2.4.)
*	SUBJECT TEST EQUIPMENT	Trigger Sources and trigger coupling Square-wave generator
	INPUT VOLTAGE	Square-wave signal 2 kHz, 4 div. trace height to input A (EXT)
	SETTINGS AND REQUIREMENTS	<ul> <li>Set the trace height to 4 div.</li> <li>Press TRIG COUPL and select DC</li> <li>Adjust LEVEL for a triggered signal</li> <li>Check if a square wave signal is displayed of 4 div.</li> <li>Press TRIG COUPL and select p-p</li> <li>Turn LEVEL and check if the signal is triggered over the complete level range.</li> <li>Connect CAL signal to input B</li> <li>Set B to 200 mV.</li> <li>Select B as trigger source with TRIG or X SOURCE (A is not triggered)</li> <li>Check if a square wave of 6 div. is displayed</li> <li>Increase the freq. of the square-wave signal to input A up to 20 kHz (CAL signal to B)</li> <li>Press TRIG or X SOURCE four times (A and B selected.)</li> <li>Check if two well triggered traces are displayed.</li> <li>Remove input signals</li> </ul>
	MEASURING RESULTS	•••••••••••

SUBJECT

Slope selection and Level control range.

TEST EOUIPMENT

LF Sine-wave generator

INPUT VOLTAGE

Sine-wave signal 2 kHz - 800 mV to input A(B) (EXT)

SETTINGS AND REQUIREMENTS

- Set A(B) to 0,1 mV/div (DC input coupling)
- Press TRIG COUPL for p-p triggering
- Turn LEVEL fully clockwise and fully anticlockwise
- Check if the signal is well triggered over the complete LEVEL range
- Set the LEVEL control in its mid-position
- Start of signal display must be in the vertical centre
- Press TB TRIG (TRIG mode)
- Press SLOPE
- Check if the sine-wave signal is inverted and is triggered on the negative slope.
- Press SLOPE once again
- Set A(B) to 50 mV/div (16 div. trace height)
- Turn the LEVEL
- Check if the LEVEL range is > +or- 8 div. and if the signal is triggered on the positive slope.
- Set A(B) to 0,1 V/div
- Check if NOT TRIG'D is on, if the LEVEL control is set in its extreme positions

- Remove input signal

MEASURING RESULTS

SUBJECT Trigger Sensitivity

TEST EQUIPMENT

Sine-wave generator (SG503)

INPUT VOLTAGE

Sine-wave signal 10 MHz-(50 MHz)-(100 MHz) to input A (B) (EXT)

SETTINGS AND REQUIREMENTS

- Press AC/DC (input coupling of A(B) to DC)
- Press TB TRIG MODE for TRIG mode
- Press TRIG COUPL for DC trigger coupling
- Apply a sine-wave signal of 10 MHz approx. 250 mVpp to input A(B)
- Set A(B) to 0,2 V/div.
- Decrease amplitude of input signal
- Turn LEVEL
- Check if the signal is well-triggered at amplitudes > 0,5 div.
- Decrease the frequency of the input signal to 50 kHz
- Check if the signal stays well triggered at amplitudes > 0,5 div.
- Increase the frequency of the input signal up to 50 MHz.
- Decrease amplitude of input signal to approx l div.
- Turn LEVEL
- Check if the signal is well-triggered at amplitudes > 1 div.
- Increase the frequency of the input signal up to 100 MHz

		<ul> <li>Decrease amplitude to approx 2 div.</li> <li>Check if the signal is well-triggered at amplitudes &gt; 2 div.</li> <li>Remove input signal</li> </ul>
	MEASURING RESULTS	
*	SUBJECT	Trigger sensitivity TVL-TVF
	TEST EQUIPMENT	TV pattern generator with video output (PM5518)
	INPUT VOLTAGE	Video signal to input A (B)
	SETTINGS	<ul> <li>Press TB TRIG mode for TRIG mode</li> <li>Press AC/DC for DC input coupling</li> <li>Apply a video signal to input A(B) with an amplitude of 0,7 div. sync. pulse amplitude</li> <li>Press TRIG COUPL for TVL and TVF</li> </ul>
	REQUIREMENTS	<ul> <li>Check for a stable triggering on TVL and TVF at sync. amplitudes of &gt;0,7 div.</li> </ul>
	MEASURING RESULTS	
20.4.5		CURSORS (characteristics section 2.13)
*	SUBJECT	Voltage cursor accuracy
	TEST EQUIPMENT	SQ. wave calibration generator
	SETTINGS	<ul> <li>Apply a sq. wave voltage of 1 Vpp to the ch. A input.</li> <li>Set A to 200 mV/div.</li> <li>Press DIGITAL MEMORY</li> <li>Press LOCK.</li> <li>Select CURSORS of CRT function controls.</li> <li>Position the 1st cursor in the horizontal mid of top of the waveform.</li> <li>Position the 2nd cursor in the horizontal mid of bottom of the waveform.</li> </ul>
	REQUIREMENT	Check for a voltage cursor read-out at the top of the screen of $1.00~V$ + or $-30~mV$ .
	MEASURING RESULTS	••••••••••
*	SUBJECT	Time cursor accuracy
	TEST EQUIPMENT	Time marker generator
	SETTINGS	<ul> <li>Apply an 1 ms time marker signal to the ch. A input.</li> <li>Press DIGITAL MEMORY.</li> <li>Set TB to 1 MS/DIV.</li> <li>Press LOCK.</li> <li>Select CURSORS of CRT function controls.</li> <li>Position the 1st cursor and the 2nd cursor so that they cover a distance of 8 time marker intervals.</li> </ul>
	REQUIREMENT	Check for a time cursor read-out of 8.00 ms, + or - 0,0016 ms.
	MEASURING RESULTS	•••••

20.4.6		AUXILIARY INPUTS AND OUTPUTS (characteristics section 2.16)		
*	SUBJECT	Z-MOD Sensitivity		
	TEST EQUIPMENT	Square-wave generator		
	INPUT VOLTAGE	Square-wave signal, 1 kHz, duty cycle 50%, amplitude 05 Vpp to input A and Z-in (rear side)		
	SETTINGS AND REQUIREMENTS	<ul> <li>Set TB to 0,5 ms/div.</li> <li>Set the trace of A in mid-position</li> <li>Select DC for channel A Input coupling</li> <li>Apply square-wave signal of 2,5 Vpp, 1 kHz to input A and Z-MOD input. (base line 0 V)</li> <li>Check if only the bottom half of the square wave signal is displayed (500 us blanking and 500 us unblanking)</li> <li>Decrease the amplitude of the input signal to 1 Vpp.</li> <li>Set A to 0,5 V/div.</li> <li>Check if the top half of the square-wave signal is visible with a lower intensity and will be completely unblanked at an input voltage of &lt; 0,8 V</li> </ul>		
	MEASURING RESULTS	,		
*	SUBJECT	CAL Frequency and output voltage		
	TEST EQUIPMENT	<del>-</del>		
	INPUT VOLTAGE	CAL output signal to input A		
	SETTINGS	<ul> <li>Press 0 of channel A</li> <li>Set the trace in the centre of the screen</li> <li>Press 0 of channel A</li> <li>Select DC of A input coupling</li> </ul>		
	REQUIREMENTS	- Check if a positive going square wave signal is displayed of 1,2 Vpp, frequency 2 kHz		
	MEASURING RESULTS			

·

•

## 21. DISMANTLING THE INSTRUMENT

#### 21.1 GENERAL INFORMATION

This section provides the dismantling procedures required for the removal of components during repair operations.

All circuit boards removed from the instrument must be adequately protected against damage, and all normal precautions regarding the use of tools must be observed.

During the dismantling a careful note must be made of all disconnected

During the dismantling a careful note must be made of all disconnected leads so that they can be reconnected to their correct terminals during assembly.

CAUTION: Damage may result if:

- The instrument is switched-on when a circuit board has been removed.
- a circuit board is removed within one minute after switching-off the instrument.

#### 21.2 REMOVING THE TOP AND BOTTOM COVERS

The instrument is protected by two covers: a top cover and a bottom cover. To remove these covers, proceed as follows:

- Slacken the rwo screws that secure both covers, located at the rear of the instrument.
- Gently push each cover backwards until it can be lifted.
- The covers can be removed by lifting them clear of the instrument.

# 21.3 ACCESS TO PARTS FOR THE CHECKING AND ADJUSTING PROCEDURES

After removing both covers (section 21.2), the P<sup>2</sup>CCD unit and the time base unit have to fix vertically in the chassis.

NOTE: To avoid damage of the flatcables, the metal bracket that fixes the  $P^2CCD$  unit have to be removed from the chassis first. Then you can easily fix the  $P^2CCD$  unit vertically in the chassis.

Next the digital unit (AlO ... Al5) has to be removed out of the instrument. It can be placed beside the instrument using the metal cover as a bottom plate. The four already existing holes in the cover must be used to position the digital unit in this place.

If necessary, the power supply unit can be lifted out of the instrument. To do so, proceed as follows:

- Push both parts at the back of the extension shaft towards each other so that the extension shaft can easily be loosened from the ON/OFF switch on the power supply unit.
- Remove the complete extension shaft.
- Push both lips that secure the power supply unit sidewards and gently lift this unit out of the instrument.
- Fix the power supply unit in the available p.c.b. guide fixing.




Figure 21.1 Access to all parts for checking and adjusting

NOTE: For checking and adjusting the instrument it is <u>not</u> necessary to remove the bottom cover.

## 22. CHECKING AND ADJUSTING

#### 22.1 GENERAL INFORMATION

The following information provides the complete checking and adjusting procedure for the instrument. As various control functions are interdependent, a certain order of adjustment is necessary. The procedure is, therefore, presented in a sequence which is best suited to this order, cross-reference being made to any circuit which may affect a particular adjustment.

Before any check or adjustment, the instrument must attain its normal operating temperature.

- Warming-up time under average conditions is 30 minutes.
- Where possible, instrument performance should be checked before any adjustment is made.
- All limits and tolerances given in this section are calibration guides, and should not be interpreted as instrument specifications unless they are also published in section 2.
- Tolerances given are for the instrument under test and do not include test equipment error.
- The most accurate display adjustments are made with a stable, well-focused low intensity display.
- All controls that are mentioned without item numbers are located on the outside of the instrument.

WARNING: The opening of covers or removal of parts, except those to which access can be gained by hand, is likely to expose live parts, and also accessible terminals may be live. The instrument shall be disconnected from all voltage sources before any adjustment, replacement or maintenance and repair during which the instrument will be opened. If afterwards any adjustment, maintenance or repair of the opened instrument under voltage is inevitable, it shall be carried out only by qualified person who is aware of the hazard involved.

Bear in mind that capacitors inside the instrument may still be charged even if the instrument has been separated from all voltage sources.

·			
-			
: t			




Figure 22.1 Adjusting elements

# 22.2 RECOMMENDED TEST AND CALIBRATION EQUIPMENT

Type of instrument	Required specification	Example of recommended instrument
Function generator	Freq.: 1 MHz 10 MHz Sine-wave/Square-wave Ampl.020 Vpp DC offset 0+5 V Rise-time <30 ns Duty cycle 50 %	Philips PM5134
Constant amplitude sine-wave generator	Freq.: 100 kHz 50 MHz Constant ampl. of 120 mVpp and 3 Vpp	
Square-wave calibration generator	For ampl. calibration: Freq.: 1 kHz Ampl.: 10 mV 50 V For rise-time measurements Freq.: 1 MHz Ampl.: 10 mV 500 mV Rise-time:<1 ns	Tektronix PG 506
Time-marker generator	Repetition rate: 0,5 s 0,05 /us	Tektronix TG 501
Digital multimeter	Wide voltage, current	Philips PM2524 and and resistance ranges.high-voltage probe Required accuracy 0,1% PM9246
Oscilloscope	The bandwidth must be the same or higher than the bandwidth of the instrument under test.	Philips PM3055
Variable mains transformer	Well-insulated output voltage 90264 Vac	Philips ord.number 2422 529 00005
Moving-iron meter		
Dummy probe 2:1	1 Megohm +0,1 %//20 pF	
Cables, T-piece, 10:1 attenuator, terminations for the generators	General Radio types for fast rise-time square-wave and high freq. sine-wave. BNC-types for other applications	
Trimming tool		Philips 800NTX (ord. kitnumber 4822 310 50015)

# 22.3 SURVEY OF ADJUSTING ELEMENTS

Adjustment	Adjusting element(s)		Signal type, Generator, menu	Requirement
POWER SUPPLY (s	ee section	22.4.2)		
+10 V supply	R6406 X6001	power supply	digital voltm.	10 V (+,- 10 mV)
CRT DISPLAY (se	e section 2	2.4.3)		
pre adjustment	R4616	time base	=	mid position
black level	R3252	CRT socket	-	INTENS 10° from c.c.w spot just invisible. line parr.
TRACE ROTATION	front	-		graticule
Astimatism	R3267	CRT socket	function generator l kHz/6 div. sine wave	well defined trace
GAIN, LF S.Q. W	AVE (see se	ctions 22.4.4	and 22.4.5)	
EXT input	C1206	atten. unit	calibrated sq. wave: 0,5 V/	dots at beginning + end of line
	R3118	XYZ ampl.	calibrated sq. wave: 0,5 V/ 1 kHz	
A input	R1069	atten. unit	calibrated sq. wave: 0,1 mV/	5 div. vertical at A sens. 20 mV/div.
	C1033	atten. unit	calibrated sq. wave: 0,1 V/ 1 kHz	Straight pulse top at A sens. 20 mV/div.
	R3038	XYZ ampl.	calibrated sq. wave: 0,1 mV/ 1 kHz	5 div. vertical at A sens. 20 mV/div.
	R1076	atten. unit	calibrated sq. wave: 10 mV/ l kHz	5 div. vertical at A sens. 2 mV/div.
	C1029	atten. unit	calibrated sq. wave: 1 V/ 1 kHz	Straight pulse top at A sens. 0,2 V/div.
	C1023	atten. unit	calibrated sq. wave: 10 V/ 1 kHz	Straight pulse top at A sens. 2 V/div.

Adjustment	Adjusting element(s)		Signal type, Generator, menu	Requirement
B input	C1133	atten. unit	calibrated sq. wave: 0,1 V/ l kHz	Straight pulse top at B sens. 20 mV/div.
	R1169	atten. unit	calibrated sq. wave: 0,1 V/1 kHz	5 div. vertical at B sens. 20 mV/div.
	R1176	atten. unit	calibrated sq. wave: 10 mV/ l kHz	5 div. vertical at B sens. 2 mV/div.
	C1129	atten. unit	calibrated sq. wave: 1 V/ 1 kHz	Straight pulse top at A sens. 0,2 V/div.
	C1132	atten. unit	calibrated sq. wave: 10 V/ l kHz	Straight pulse top at A sens. 2 V/div.
OFFSET (see sec	tion 22.4.6	)		
1-2-5 bal. A 1-2-5 bal. B	R1036 R1136	atten. unit	serv.menu: 3.0 serv.menu: 3.0	minimise jump minimise jump
VAR balance A VAR balance B	R1064 R1164	atten. unit atten. unit	serv.menu: 3.1 serv.menu: 3.1	Turn VAR jump Turn VAR jump
1-10 balance A 1-10 balance B	R1072 R1172	atten. unit atten. unit	serv.menu: 3.2 serv.menu: 3.2	VAR CAL jump VAR CAL jump
Trig.bal. A Trig.bal. B Trig.bal. EXT	R1091 R1191 R1217	atten. unit	serv.menu: 3.3 serv.menu: 3.4 serv.menu: 3.5	VAR CAL jump
Norm.Inv. bal.	R2212	preamplifier	serv.menu: 3.6	VAR CAL jump
Final Y ampl.	R3007	XYZ-ampl.	serv.menu: 3.7	Minimise jump with LEVEL. Centre line with R3007
TRIGGERING (see section 22.4.7)				
trigg.symmetry trigger gap	R2395 R4009		sine-wave to A 4 V/l kHz	
trigg.symmetry trigger gap	R2395 R4009		sine-wave to A	max. symmetry min. gap
LEVEL preset	R2410	preamplifier		LEVEL pos. such that does not move when turning R2410

Adjustment	Adjusting element(s)		Signal type, Generator, menu	Requirement
LEVEL VIEW balance	R2407	preamplifier	sine-wave to A 8 V/1 kHz	min. jump between LEVEL VIEW on/off
LEVEL VIEW sensitivity	R2410	preamplifier	sine-wave to A 8 V/1 kHz	LEVEL 3 div. up or down. Min. jump between LEVEL VIEW on/off
TIME BASE (see	section 22.	4.8)		
sweep speed:	7/100	. •	time markers:	
1 ms/div.	R4108	time base	1 ms	max. accuracy between 2nd and 10th graticule line
l us/div.	R4107	time base	1 us	max. accuracy between 2nd and 10th graticule line
X MAGN and 0,1 ms/div.	R4721	time base	0,1 us	max. accuracy between 2nd and 10th graticule line
HF SQ. WAVE (se	e section 2	2.4.9)		
			fast-rise	
cross talk A,B	R3017	XYZ-ampl.	sq. wave: 100 mV/ 10 kHz	minimal cross- talk
pulse response A (B)	R3013	XYZ-ampl.	100 mV/ 1 MHz	A sens: 20 mV/div.
	C3007	XYZ-ampl.	100 mV/ 1 MHz	Optimal pulse response
	R3017	XYZ-ampl.	100 mV/ 1 MHz	
	C3004	XYZ-ampl.	100 mV/ 1 MHz	A sens: 20 mV/div.
	C3005	XYZ-ampl.	100 mV/ 1 MHz	Optimal pulse response
	C3016	XYZ-ampl.	100 mV/ 1 MHz	X MAGN on
	R3036	XYZ-ampl.	100 mV/ 1 MHz	

Adjustment	Adjusting element(s)	Unit	Signal type, Generator, menu	Requirement
P <sup>2</sup> CCD ADJUST (s	ee section	22.4.10)		DIGITAL MEMORY
Treshold A	R974, X809	P <sup>2</sup> CCD unit	digital voltm.	6 V d.c
Treshold B	R977, X810	P <sup>2</sup> CCD unit	digital voltm.	6 V d.c
Bias charge A	R894	P <sup>2</sup> CCD unit	digital voltm.	43,3 V
Bias charge B	R892	P <sup>2</sup> CCD unit	digital voltm.	43,3 V
Signal DC level A	R966, X811 X812	P <sup>2</sup> CCD unit	measuring oscilloscope	300 mV d.c.
Signal DC level B	R970, X813 X814	P <sup>2</sup> CCD unit	measuring oscilloscope	300 mV d.c.
Leakage corr. A	R902, X816	P <sup>2</sup> CCD unit	measuring oscilloscope	line
Leakage corr. B	R917, X817	P <sup>2</sup> CCD unit	measuring oscilloscope	line
DISPLAY SECTION	(see secti	on 22.4.11)	service menu DISPLAY	DIGITAL MEMORY
Y-offset	R550	digital unit	step l	display vertical mid
Y-gain	R542	digital unit	step 2	6 div. vertical
X-offset	R601	digital unit	step 3	display horizontal mid
X-gain	R606	digital unit	step 4	10 div. horizontal
Text position	R553	digital unit	step 5	text in horizontal mid
GAIN OFFSET (se	e section 2	2.4.12)		
Offset A	R932	digital unit	-	Position 2,5 div. downwards with DIGITAL MEMORY on
Gain A	R929	digital unit	calibrated sq. wave: 100 mV/ l kHz	A sens.: 20 mV/div. 5 div. deflection
Offset A	R932	digital unit	-	Position vertical mid with DIGITAL MEMORY on
Offset B	R942	digital unit	-	Position 2,5 div. downwards with DIGITAL MEMORY on

Adjustment	Adjusting element(s)	Unit	Signal type, Generator, menu	Requirement
Gain B	R939	digital un	it calibrated sq. wave: 100 mV/ 1 kHz	
Offset B	R942	digital un	it -	Position vertical mid with DIGITAL MEMORY on
Invert offset	R896	digital un	it -	Position trace in vertical mid with INVERT on.

#### 22.4 CHECKING AND ADJUSTING PROCEDURE

The adjusting elements and measuring points are given in figure 22.1.

NOTE: Use always an insulated adjustment tool.

#### 22.4.1 Preparation

Before starting the checking and adjusting procedure, it is necessary to be aware of the following.

- Unless otherwise indicated, the time base must be triggered on the channel that is selected for vertical display and the trigger path is P-P coupled. The time base must function in the AUTO mode and its sweep speed must be adjusted to give good display of the phenomena of interest. The INTENS and FOCUS control must be adjusted to a well-defined trace display.
- Preliminary setting of the controls:
  All VAR controls must be set in CAL position
  All POS and LEVEL controls must be set in mid-position.
  The HOLD OFF control must be set to MIN position.
- Take care to remove the input voltage after each section.
- All signal values are peak-to-peak values (pk-pk), unless otherwise indicated.

For better access to the adjusting elements on the time base unit and the power supply unit, proceed as indicated in section 21.3.

ATTENTION: Do not readjust potentiometer R2395, situated on the Preamplifier unit. However, if this potentiometer is inadvertently turned, proceed as follows:

- Set R2395 in its mid-position.
- Readjust R4009 according to section 22.4.7.

#### 22.4.2 Power supply adjustment

- Connect the instrument to the mains voltage and switch on the oscilloscope.
- Connect a digital multimeter to connection point X6001 (+10V REF) on the power supply unit and the instrument's ground.
- Adjust R6406 so that the supply voltage is exactly +10 V (tolerance: +or- 0,01 V).

#### 22.4.3 CRT display adjustment

#### Black level:

- Press X DEFL key.
- Set the INTENS control to 10° from its left hand stop.
- Set R4616 in its mid position.
- Adjust R3252 so that the spot is just not visible.

#### Trace rotation:

- Press X DEFL key again for deflection via MTB.
- Adjust the front-panel TRACE ROTATION control so that the trace runs exactly in parallel with the horizontal graticule lines.

#### Astigmatism:

- Apply a 120 mV/l kHz sine-wave signal to input A.
- Press AUTO SET key.
- Set the INTENS control for normal brightness.
- Adjust R3267 (and the FOCUS control) so that the trace is sharp and well-defined over the whole screen area.
- 22.4.4 Gain and LF-sq.wave response EXT and A input

Adjustments on attenuator unit, unless otherwise indicated.

#### Input EXT:

- Press MENU and then AUTO SET.
- Press X DEFL.
- Select TRIG SOURCE "EXT".
- Select TRIG COUPL "DC".
- EXT input signal: calibrated sq.wave 0,5 V/1 kHz.
- Adjust Cl206 for equal dots at beginning and end of horizontal line.
- Adjust R3118 on XYZ-amplifier for 5 div. horizontal deflection (+ or -0.1 div.).

#### Input A:

- Select TRIG SOURCE "B".
- A input signal: calibrated sq.wave 100 mV/1 kHz.
- Channel A sensitivity: 20 mV/div.
- Adjust R1069 for 5 div. vertical deflection (+ or 0,1 div.).
- Remove the input signal.

#### 22.4.5 Gain and LF-sq.wave response channel A(B)

Adjustments are located on attenuator unit, except R3038 that is located on XYZ-amplifier.

- Do the adjustments for channel A first. Then those mentioned between brackets for channel B.
- Press MENU and then AUTO SET.
- Select TRIG SOURCE "A(B)".
- Adjust vertical gain to 5 div. (+ or 0,1 div.) and pulse top as straight as possible (max. distortion + or 0,075 div.).

  Use a calibrated sq.wave signal.

Input signal	Input sensitivity	Adjusting element		
channel A(B)	channel A(B)	sq.wave resp.	gain	
0,1 V	20 mV/div.	C1033 (C1133)	R3038 (R1169)	
10 mV	2 mV/div.	-	R1076 (R1176)	
1 V	0,2 V/div.	C1029 (C1129)	-	
10 V	2 V/div.	C1023 (C1123)	-	

#### 22.4.6 Offset channel A(B)

- Press MENU and AUTO SET together in order to reach the service menu.
- Press CRT-softkey OFFS-A.
- The successive steps in the following adjustment procedure must be selected with the channel A UP-DOWN control for the input sensitivities.
- The adjustments are located on the attenutor unit; unless otherwise noted in last column of table.

Adjustment	Adjustment	Max
step	point	instab.
3.0 1-2-5 balance A(B) 3.1 VAR-balance A(B) 3.2 1-10 balance A(B) 3.3 Trig. balance A 3.4 Trig. balance B 3.5 Trig. balance EXT 3.6 Norm/Inv. bal. B 3.7 Final Y bal.	R1036 (R1136) R1064 (R1164) R1072 (R1172) R1091 R1191 R1217 R2212 R3007	0,1 div. 0,2 div. Turn VAR A(B) 0,2 div. VAR A(B) in CAL 0,3 div. 0,3 div. 0,1 div. on pre amplifier 0,2 div. on XYZ-ampl. Minimise jump with TRIG LEVEL. Centre line with R3007.

- Press AUTO SET to leave the service menu.

#### 22.4.7 Triggering

Adjustments on preamplifier unless otherwise noted.

- Press MENU and then AUTO SET.
- Channel A input signal: 4 V/l kHz sine-wave.
- TRIGGER LEVEL: mid position.
- Trigger slope pushbutton must be continuously switched.
- Adjust R2395 for gap symmetrical around vertical mid.

- Adjust R4009 (time base) for gap as small as possible.
- Channel A input signal: 0,4 V/1 kHz sine-wave.
- Repeat the adjustments of R2395 and R4009.
- Stop operating the trigger slope switch.
- Channel A input signal: 8 V/1 kHz sine-wave.
- Select TRIGGER COUPL "DC".
- Press LEVEL VIEW.
- Put TRIG LEV in such a position that line does not move when turning R2410 between its utmost positions. Keep TRIG LEVEL in this position.
- Switch LEVEL VIEW off.
- Time base sweep speed: 50 ns/div.
- INTENS control: fully clockwise.
- Adjust R2407 for minimal trace jump (+ or 0,4 div. max) when switching LEVEL VIEW on and off.
- Switch LEVEL VIEW on.
- Shift the line with TRIG LEVEL 3 div. upwards or downwards from its present situation (within graticule).
- Adjust R2410 for minimal trace jump (+ or 0,4 div. max) when switching LEVEL VIEW on and off.
- Remove the input signal.

#### 22.4.8 Time base sweep speeds

Adjustments on time base unit.

- Press MENU and then AUTO SET.
- Select TRIG COUPL "DC".
- Channel A input signal: time marker pulse 1 ms.
- Adjust Y POS A, TRIG LEVEL and channel A input sensitivity for a well-readable display.
- Adjust R4108 so that 2nd and 10th marker pulse coincide with the corresponding graticule lines (max. deviation 0,16 div.). Use X POS for a correct horizontal position.
- Channel A input signal: time marker pulse 1 us.
- Time base sweep speed: 1 us/div.
- Adjust R4107 so that 2nd and 10th marker pulse coincide with corresponding graticule lines. Max. deviation 0,16 div.
- Channel A input signal: time marker pulse 0,1 ms.
- Press X MAGN.
- Time base sweep speed: 0,1 ms/div.
- Adjust R4721 so that 2nd and 10th marker pulse coincide with corresponding graticule lines. Use X POS for a correct horizontal position; the control must stay approximately in its mid position. Max. deviation 0,24 div.
- Turn X POS fully clockwise and fully counter clockwise and check that the marker pulse deviation does not exceed 0,24 div.
- Remove the input signal.

#### 22.4.9 HF sq.wave response

Adjustments on XYZ-amplifier.

- Press MENU and then AUTO SET.
- Channel A input signal: fast rise time sq.wave 10 kHz/100 mV/rise time < lns via external 10:1 attenuator and 50 ohm termination resistor.
- Select channel A and B for vertical display.
- Channel A and B input sensitivity: 10 mV/div.
- Time base sweep speed: 50 us/div.
- Adjust R3017 for minimal cross-talk from channel A into B (max. interference on B 0,05 div.).
- Select channel A for vertical display and TRIGGER SOURCE.
- Channel A input signal: increase frequency to 1 MHz. Adjust the generator's output voltage for 5 div. vertical deflection.
- Channel A input sensitivity: 20 mV/div.
- Adjust R3013 and C3007 for a pulse top as flat as possible. Also small readjustment of R3017 may be necessary: however bear in mind that R3017 also influences the crosstalk.
- Press X MAGN.
- Adjust C3004, C4005, C3016 and R3036 for a pulse top as flat as possible.




Figure 22.2 Square-wave response

- Check that the pulse via channel A has a rise-time of < 7 ns and that pulse abberations are < 0,2 div. peak-to-peak. Tilt must not exceed + or 0,1 div.
- Select channel B for vertical display and TRIGGER SOURCE.
- Channel B input sensitivity: 20 mV/div.
- Apply the generator signal to channel B.
- Check the pulse response of channel B. Because B has no separate adjustments, it is necessary to average between A and B if the pulse response of B is out of tolerance.
- Remove the input signal.

## 22.4.10 P<sup>2</sup>CCD-adjustment (DIGITAL mode)

Adjustments located on P<sup>2</sup>CCD-unit.

#### Treshold A (B)

- Switch DIGITAL MEMORY on.
- Select channel A and B for vertical display.
- Y POS A and B: must stay in mid position during the adjustments in this chapter.
- Adjust the d.c. voltage between measuring point X809 (X810) and earth to 6 V (+ or 100 mV) with R974 (R977).

#### Bias charge A (B)

- Adjust the d.c. voltage between connector point 2 of A17 of ch. A (ch. B) and earth to 43,3 V (+ or - 0,1 V) with R894 (R892).

#### Linearity A (B)

- Press MENU and then AUTO SET.
- Select channel A and B for vertical display.
- Switch DIGITAL MEMORY on.
- Channel A and B sensitivity: 0,1 V/div.
- Connect a measuring oscilloscope with a.c. coupled input to measuring point X811 (X813) and X812 (X814).
- Channel A (B) input coupling: GND.
- Adjust R966 (R970) so that the the voltage V between the measuring point X811-X812 (X813-X814) and earth is 300 mV (+ or 30 mV). Refer to figure 22.3.
- Channel A (B) input signal: triangular 1 V/1 kHz.
- Check with the measuring oscilloscope that the triangular voltage is visible in the bottom level of the measured signal.
- Disconnect the input signal.



Figure 22.3 Linearity adjustments

#### Leakage correction

- Channel A (B) input signal: square wave 800 mV/1 kHz.
- Connect a measuring oscilloscope with a.c. coupled input to measuring point X816 (X817) and earth.
- Adjust R902 (R917) so that the square wave signal has become a line.

## 22.4.11 Display section adjustments

All adjustments are located on the front unit, unless otherwise noted.

DAC and text adjustments

- Press MENU and then AUTO SET.
- Adjust X POS so that trace starts at first vertical graticule line.
- Press MENU and AUTO SET together.
- Press CRT softkey DISPLAY.
  - The CRT now shows the picture as given in figure 24.4.
- Adjust INTENS and FOCUS for a good display.




Figure 22.4 DAC and text adjustments

- Do the adjustments steps describe in the table:

Step	Adjustment	Requirement
1	R550, Y-offset	display in vertical mid (+ or - 0,07 div.)
2	R542, Y-gain	6 div. pk-to-pk, + or - 0,07 div.
3	R601, X-offset	display horizontal mid (+ or - 0,2 div.)
4	R606, X-gain	10 div. pk-to-pk, + or - 0,12 div.
5	R553, test pos.	text in horizontal mid, + or - 0,2 div.

<sup>-</sup> Press AUTO SET to leave the service menu.

#### 22.4.12 Gain and offset channel A (B)

All adjustments located on P<sup>2</sup>CCD-unit.

#### For channel A:

- Press MENU and then AUTO SET.
- Channel A sensitivity: 20 mV/div.
- Channel A coupling: GND.
- Adjust Y POS A 2,5 div. downwards from vertical mid.
- Switch DIGITAL MEMORY on.
- Position the trace 2,5 div. downwards from vertical mid.
- Channel A coupling: switch GND off.
- Channel A input signal: calibrated sq.wave 100 mV/div.
- Adjust R929 to 5 div. vertical deflection (+ or 0,1 div.).
- Channel A coupling: GND.
- Switch DIGITAL MEMORY off.
- Position the trace in vertical mid.
- Switch DIGITAL MEMORY on.
- Position the trace in vertical mid of screen with R932 (+ or 0,2 div.).

#### For channel B:

- Press MENU and then AUTO SET.
- Vertical display and TRIG SOURCE: B.
- Channel B sensitivity: 20 mV/div.
- Channel B coupling: GND.
- Adjust Y POS B 2,5 div. downwards from vertical mid.
- Switch DIGITAL MEMORY on.
- Position the trace 2,5 div. downwards from vertical mid with R942.
- Channel B coupling: switch GND off.
- Channel B input signal: calibrated sq.wave 100 mV/div.
- Adjust R939 to 5 div. vertical deflection (+ or 0,1 div.).
- Channel B coupling: GND.
- Switch DIGITAL MEMORY off.
- Position the trace in vertical mid.
- Switch DIGITAL MEMORY on.
- Position the trace in vertical mid of screen with R942 (+ or 0,2 div.).
- Switch the INVERT mode on.
- Position the trace in vertical mid of screen with R896.

#### 23. CORRECTIVE MAINTENANCE

#### 23.1 REPLACEMENTS

WARNING: The EHT cable is directly connected to the CRT.

When the EHT cable to the post-acceleration anode is

disconnected, the cable must be discharged by shorting the
terminal to the instrument's earth.

#### 23.1.1 Standard parts

Electrical and mechanical replacement parts can be obtained through your local Philips organisation or representative. However, many of the standard electronic components can be obtained from other local suppliers. Before purchasing or ordering replacement parts, check the parts list for value, tolerance, rating and description.

NOTE: Physical size and shape of a componenent may affect the instrument's performance, particularly at high frequencies.

Always use direct-replacement components, unless it is known that a substitute will not degrade the instrument's performance.

#### 23.1.2 Special parts

In addition to the standard electronic components, some special components are used:

- Components, manufactured or selected by Philips to meet specific performance requirements.
- Components which are important for the safety of the instrument.

ATTENTION: Both type of components may only be replaced by ccomponents obtained through your local Philips organisation of representative.

#### 23.1.3 Transistors and Integrated Circuits

- Return transistors and IC's to their original positions, if removed during routine maintenance.
- Do not renew or switch semi-conductor devices unnecessarily, as it may affect the calibration of the instrument.
- Any replacement component should be of the original type or a direct replacement. Bend the leads to fit the socket or pcb-holes and cut the leads to the same length as on the component being renewed.
- When a device has been renewed, check the operation of the part of the instrument that may be affected.
- When re-installing power-supply transistors, use silicon grease to increase the heat-transfer capabilities.

WARNING: Handle silicon grease with care. Avoid contact with the eyes.

Wash hands thoroughly after use.

#### 23.1.4 Static-sensitive components

This instrument contains electrical components that are susceptible to damage from static discharge. Servicing static-sensitive assemblies or components should be performed only at a static-free work station by qualified service personnel.

#### 23.1.5 Handling MOS devices

Though all our MOS integrated circuits incorporate protection against electrostatic discharges, they can nevertheless be damaged by accidental over-voltages. In storing and handling them, the following precautions are recommended.

CAUTION: Testing or handling and mounting calls for special attention regarding personal safety. Personnel handling MOS devices sshould normally be connected to ground via a resistor.

## 23.1.5.1 Storage and transport

Store and transport the circuits in their original packing.
Alternatively, use may be made of a conductive material or a special IC carrier that either short-circuits all leads or insulates them from external contact.

## 23.1.5.2 Testing or handling

Work on a conductive surface (e.g. metal table top) when testing the circuits or transfering them from one carrier to another. Electrically connect the person doing the testing or handling to the conductive surface, for example by a metal bracelet and a conductive cord to a chain. Connect all testing and handling equipment to the same surface. Signals should not be applied to the same surface. Signals should not be applied to the inputs while the device power supply is off. All unused input leads should be connected either to the supply voltage or to ground.

#### 23.1.5.3 Mounting

Mount MOS integrated circuits on printed circuit boards after all other components have been mounted. Take care that the circuits themselves, metal parts of the board, mounting tools, and the person doing the mounting are kept at the same electrical (ground) potential. If it is impossible to ground the printed-circuit board, the person mounting the circuits should touch the board before bringing the MOS circuits into contact with it.

#### 23.1.5.4 Soldering

Soldering iron tips, including those of low voltage irons, or soldering baths should also be kept at the same potential as the MOS circuits and the board.

#### 23.1.5.5 Static charges

Dress personnel in clothing of non-electrostatic material (no wool, silk or synthetic fibres). After the MOS circuits have been mounted, the proper handling precautions should still observed. Until the subassemblies are inserted into the complete system in which the proper voltages are supplied, the board is not more than an extension of the leads of the devices mounted on the board. To prevent static charges from being transmitted through the board wiring to the device it is recommended that conductive clips or conductive tape is put on the circuit board terminals

#### 23.1.5.6 Transient voltages

To prevent permanent damage due to transfer voltages, do not insert or remove MOS devices, or printed-circuit boards with MOS devices, from test sockets or systems with power on.

#### 23.1.5.7 Voltage surges

Beware of voltage surges due to switching electrical equipment ON or OFF, relays and d.c. lines.

#### 23.1.6 Soldering and desoldering of surface mounted devices

#### 23.1.6.1 Introduction

This description gives you a method for replacing surface mounted devices (SMD's) and incorporates subjects such as:

- required tools and materials.
- how to arrange the S.M.D.-workshop. (see figure 23.1).
- general hints for S.M.D.-handling.
- interchanging S.M.D.'s.




Figure 23.1 Arrangement of working area for S.M.D. exchange and MOS device

#### 23.1.6.2 Required tools and materials

The following tools are necessary:

- A hot-air soldering/desoldering station for components with two or three leads: Weller AG 700 pick-a-chip.
- A vacuum, temperature controlled, soldering/desoldering station for components with four or more connections: Weller DS 701 EC.
- Desoldering accessories that can be attached to the Weller DS 701 EC-equipment: for dual-in-line S.M.D.'s VSO 40 (with 40 connections such as used on the LCD-unit) the type with Weller ordering code 587 13 703.
- A working area that has been secured against electro static discharge (E.S.D.).
- A pair of tweezers.

NOTE: The Weller equipment can be ordered via your local Weller-dealer.

The following material is necessary:

- "Fluittin" solder diameter of 0,8 mm, 15/35, Sn Pb 60.
- Solder paste 026.
- Components. Since not all the components are marked, they must be kept in their original packing in order to avoid interchanging them.
- Desoldering braided wire.

#### 23.1.6.3 General hints for s.m.d.-mounting

- Protection against E.S.D.: since the working area must be suitable for repair of MOS-devices, some precautions must be taken (see figure 23.1). All repairs must be done earthened which means that the repair surface, the soldering iron and the technician must be connected to the earth potential. This is achieved by using a C-MOS antistatic mat that must be connected to earth. The servicetechnician is connected to earth by wearing an antistatic wristband.
- Components: desoldered components cannot be used again since desoldering is done at a temperature of 350 degrees Celcius while they can only whitstand 240 degrees Celcius for max. 10 sec. Keep the new components as long as possible in their original packing in order to avoid damage and mixing up new and old S.M.D.'s.
- For an optimal supply of heat a working area must be uses that does not lead away the heat: the antistatic mat in figure 23.1. meets this requirement.

#### 23.1.6.4 Interchanging the s.m.d.'s

Use the equipment Weller DS 701 EC and attach the suitable desoldering piece for VSO 40. Then proceed as follows:

- Adjust the desoldering temperature to 350 degrees Celcius and place the desoldering piece on the IC that has to be removed. (Take care that all connections of the IC are equally heated up).
- Switch the vacuum on and lift the component from the p.c.b.
- Clean the p.c.b. tracks, on which the new component has to be soldered, with braided wire or with the use of the vacuum desoldering equipment DS 701 EC.
- Put solder paste on the connections of the new component and positionit on the p.c.b.
- Position the component by soldering first the outside connections in a crosswise manner. Soldering temperature must be 240 degrees Celcius. Keep the soldering time as short as possible.

- Solder now the other connections.
- If necessary you must remove superfluons rests of solder with the use of braided wire.

#### 23.2 REMOVING THE UNITS AND MECHANICAL PARTS

NOTE: For installation, reverse the sequence.

#### 23.2.1 Attenuator unit (A1)

- First remove the digital unit (see section 23.2.8).
- Push gently both clamping lips that secure the metal locking plate for the attenuator unit and remove the locking plate.
- Push the attenuator unit backwards for about 1 cm.
- Remove the front unit (see section 23.2.7).
- Remove the control knobs of the CRT control unit.
- Pull gently both clamping lips that secure the front profile gently backwards and loosen the front profile.

ATTENTION: To avoid damage, ensure that the BNCs of the attenuator unit are behind the front profile before loosening the front profile.

Now the attenuator unit can easily pulled out of the instrument after removing the connector with flat cable and the ground connector.

Dismantling the Attenuator unit:

- For access to the components of the unit, remove both upper and bottom covers.
- When removing the BNCs first unsolder the wire to the pcb and then unscrew the BNC-nut with a spanner of max. 5 mm thickness.

#### 23.2.2 Pre-amplifier unit (A2) and Adaptation unit (A16)


- First remove the P<sup>2</sup>CCD unit (see section 23.2.9).
- Then remove the time-base unit (see section 23.2.4).
- Unlock the two p.c.b. supports
- The complete p.c.b. can be removed from the instrument after having removed all flat cables.

#### 23.2.3 XYZ-amplifier unit (A3)

The XYZ amplifier unit incorporates two separate p.c.b.'s connected via a flat cable. One p.c.b. includes among other things the CRT socket and must be loosened first. For this, the CRT socket must be gently removed from the CRT.

Now the part situated above the CRT can be removed as follows:

- Remove all flat cables and the delay line cable plug.
- Pull all six clamping lips that secure the XYZ-amplifier unit p.c.b. outwards and take out the complete unit.



MAT 2234

Figure 23.2 Six clamping lips for XYZ-amplifier unit

#### 23.2.4 Time-base unit (A4)

- Remove the  $P^2CCD$  unit (see section 23.2.9).
- Unlock the p.c.b. support with a special tool that fits the diameter of the p.c.b. support (see section 23.6.2).
- The complete p.c.b. can be taken out of the instrument after having removed all flat cables.

#### 23.2.5 CRT control unit (A5)

- Remove the front unit (see section 23.2.7)
- Loosen the front profile (see section 23.2.1)
- Now the CRT control unit can be pulled out of the front profile after having removed the flat-cable and the CAL connector.

#### 23.2.6 Power supply unit (A6)

WARNING: Inside the power supply pcb there are many parts that carry dangerous high voltages. Some of these voltages remain some time after disconnecting the instrument from the mains. Therefore, it is recommended to wait at least five minutes after having disconnected the instrument from the mains, before removing the p.c.b. If working on the power supply unit under live condition cannot be avoided, it must be done by a qualified technician who is aware of the dangers involved.

- Remove the extension shaft from the ON/OFF switch by pushing both ends together.
- Push both clamping lips that secure the power supply unit.
- Lift the power supply unit outside the instrument.
- Place the p.b.c. in the unit slider.

- NOTES: After the mentioned actions, the power supply unit can be measured under working conditions, provided that all cables are still connected to the unit.
  - The flat cable to the CRT control unit can easilly be removed now when removing this unit.
- Remove the two flat cables, the power supply cable, the two- and three-pole cable connectors and the EHT-connector from the CRT.

WARNING: The EHT cable is directly connected to the CRT. When the EHT cable to the post-acceleration anode is disconnected, the cable must be discharged by shorting the terminal to the instrument's earth.

- The power supply can now be taken out of the instrument.




Figure 23.3 Power supply unit outside the instrument

#### 23.2.7 Front unit (A7) and LCD unit (A8)

- Unscrew the two screws, located at the rear of the front unit.
- Now the complete unit assembly can be slid out of the front profile of the instrument.

NOTE: After the above actions, the front unit can be measured under working conditions, provided that the flat cable is still connected to the unit.




Figure 23.4 Measuring the front unit working condition

For accessibility to the component side of the front unit and LCD unit, proceed as follows:

- Unplug the connector with flat cable.
- Remove all control knobs; the knobs can be easily pulled off the potentiometer spindles.
- Pull all clamping lips that secure the front unit p.c.b. gently outwards and loosen the text plate.

NOTE: The LCD unit is connected to the front unit by means of two 3-pin connectors and can be easily pulled off. The LCD display lamp is accessible after pulling off the LCD unit.

#### 23.2.8 Digital unit (AlO ... Al5)

- Lift the complete digital unit outside the instrument.
- Remove the two flat cables that are connected at the top of the unit.
- Remove the metal cover.

NOTE: After the above actions, all separate units can be measured under working conditions, provided that all other flat cables are still connected. For this the cover must be placed on the side of the chassis. Then the four stand-ups on unit AlO must be placed in the four already existing holes on the cover.




Figure 23.5 Measuring the digital unit in working condition

- Now each of the four (five when the IEEE option is also present) p.c.b.'s can be lifted out of the digital unit.

## 23.2.9 P<sup>2</sup>CCD unit (Al8) and mini CCD unit (Al7)

- Unscrew the two screws that fix the metal cover to the chassis and take-off the cover.
- The complete p.c.b. with metal under cover can be taken out of the instrument after removing all 50 Ohm cables, all flat cables and the metal bracket on the chassis.
- Now the p.c.b. can be removed from the metal under-cover by unscrewing the four screws.
- The mini CCD units can easily be taken out of their sockets.

#### 23.2.10 Removing the delay-line cable


The delay-line cable is a 54 cm cable that is connected to the amplifier unit and to the XYZ amplifier unit.

To remove the delay-line cable, proceed as follows:

- For access to the delay line cable, remove the time-base unit (see section 23.2.4) and the pre-amplifier unit (see section 23.2.2).
- Unlock the plastic clamps that fix the cable to the instrument's chassis and to the units.
- Remove the plug that connects the delay-line cable to the preamplifier unit.
- Unscrew the plastic clamp that fixes the cable to the XYZ-amplifier unit.
- Remove the plug that connects the delay-line cable to the XYZ-amplifier unit.

#### 23.2.11 Replacement of CRT

IMPORTANT: It is strongly recommended to study of this chapter and the associated illustration (figure 23.6) before starting replacement.



MAI 2230

Figure 23.6 Removing the CRT

- Remove the XYZ-amplifier unit, see section 23.2.3.
- Remove the graticule lamp holder (1).
- Remove the bezel with the screen filter.
- Remove the two plastic pcb supports (2).
- Unlock the EHT-cable.

WARNING: Handle the CRT carefully. Rough handling or scratching can cause the CRT to implode.

- Push the two clamping lips that secure the CRT support (3) and gently lift the CRT, incl. metal shielding out of the instrument.

NOTE: Before re-assembling a new CRT, first remove its protective cover and place the CRT front rubber around the CRT-front.

#### 23.3 SOLDERING TECHNIOUES

#### Working method:

- Carefully unsolder one after the other the soldering leads of the semi-conductor.
- Remove all superfluous soldering material. Use a suction iron of suction litze wire.
- Check that the leads of the replacement part are clean and pre-tinned on the soldering place.
- Locate the replacement semi-conductor exactly on its place, and solder each lead to the relevant printed conductor on the circuit board.

NOTE: Bear in mind that the maximum permissible soldering time is 10 seconds during which the temperature of the leads must not exceed 250°C. The use of solder with a low melting point is therefore recommended.

Take care not to damage the plastic encapsulation of the semiconductor (softening point of the plastic is 150°C).

ATTENTION: When you are soldering inside the instrument, it is essential to use a low-voltage soldering iron, the tip of which must be earthed to the mass of the oscilloscope.

### Suitable soldering irons are:

- ORYX micro-miniature soldering instrument, type 6 A, voltage 6 V, in combination with PLATO pin-point tip type 0-569.
- ERSA miniature soldering iron, type minor 040 B, voltage 6 V.
- Low Voltage Mini Soldering Iron, type 800/12 W-6 V, power 12 W, voltage 6 V, order no. 4822 395 10004, in combination with 1mm pin-point tip, order no. 4822 395 10012.

Ordinary 60/40 solder with core and 35 to 40 W pencil type soldering iron can be used for the majority of the soldering. If a higher wattage-rating soldering iron is used on the etched circuit boards, excessive heat can cause the etched circuit wiring to separate from the board base material.

#### 23.4 INSTRUMENT REPACKING

If the instrument is to be shipped to a Service Centre for service or repair, attach a tag showing the full address and the name of the individual at the users firm that can be contacted. The Service Centre needs the complete instrument, its serial number and a fault description. If the original packing is not available, repack the instrument in such a way that no damage occurs during transport.

#### 23.5 TROUBLE SHOOTING

#### 23.5.1 Introduction

The following information is provided to facilitate trouble shooting. Information contained in other sections of the manual should also be used to locate the defect. An understanding of the circuit is helpful in locating troubles, particularly where integrated circuits are used. Refer to the circuit description for this information.

#### 23.5.2 Trouble-shooting techniques

If a fault appears, the following test sequence can be used to find the defective part:

- Check if the settings of the controls of the oscilloscope are correct. Consult the Operating Instructions.
- Check the equipment to which the oscilloscope is connected and the interconnection cables.
- Check if the oscilloscope is well-calibrated. If not, refer to section 22. "Checking and Adjusting".
- Visually check the part of the oscilloscope in which the fault is suspected. In this way, it is possible to find faults such as bad soldering connections, bad interconnection plugs and wires, damaged components or transistors and IC's that are not correctly plugged into their sockets.
- Location of the circuit part in which the fault is suspected: the symptom often indicates this part of the circuit. If the power supply supply is defective the symptom will appear in several circuit parts.

After having carried out the previous steps, individual components in the suspected circuit parts must be examined:

- Transistors and diodes.
  - Check the voltage between base and emitter (0,7 V approx. in conductive state) and the voltage between collectorand emitter (0,2 V approx. in saturation) with a voltmeter or an oscilloscope. When removed from the p.c.b. it is possible to test the transistor with an ohmmeter since the base/collector junctions can be regarded as diodes. Like a normal diode, the resistance is very high in one direction and low in the other direction. When measuring take care that the current from the ohmmeter does not damage the component under test. Replace the suspected component by a new one if you are sure that the circuit is not in such condition that the new component will be damaged.
- Integrated circuits.

In circuit, testing can be done with an oscilloscope or voltmeter. A good knowledge of the circuit part undertest is essential. Therefore, first read the circuit descriptions in sections 3...19.

- Capacitors.
  - Leakage can be traced with an ohmmeter adjusted to its highest resistance range. When testing take care of polarity and maximum allowed voltage. An open capacitor can be checked if the response for AC signals is observed. Also a capacitance meter can used: compare the measured value with the value and tolerance indicated in the parts list.
- Resistors.

Can be checked with an ohmmeter after having unsoldered one side of the resistor from the p.c.b. Compare the measured value with the value and tolerance indicated in the parts list.

- Coils and transformers.

  An ohmmeter can be used for tracing an open circuit. Shorted or partially shorted windings can be found by checking the waveform responses when HF signals are passed through the circuit. Also an inductance meter can be used.
- Data latches.

  To measure on inputs and outputs of data latches a measuring oscilloscope can be triggered by the clock signal which is connected to the clock input of the data latch. This measurement can only be made in this way when there is an acceptable repetition time of the clock signal. A too low clock pulse repetition time results in a low intensity of the trace on the measuring oscilloscope screen.

  The outputs can easily be checked by a voltmeter or oscilloscope.

#### 23.5.3 Power-up routine

Every time the instrument is switched-on the following initialisation program is executed:

- Checking the CPU.
- Initialisation of the IIC bus (if correct, all relevant LCD segments light for about 1 sec).
- Back up test.
- Initialisation of the variables.
- Checking if service routine is reguired ( if yes, the program will continue with the service routine).
- Checking the "WATCH-DOG" on Al2 .
- Eventually initialisation of the IEEE-option.

If during the program-run a circuit is found to be faulty, the program stops. It is recommended to switch-off and after a few seconds switch-on again. This will reset the micro-computer controlled system automatically. If the instrument goes in the same faulty situation again, the following procedure indicates how to handle. If no faulure is found, all relevant LCD-segments will be lighting for about one second. After this the normal program is executed.

#### PROCEDURE:

Check if the LCD is lighting for about one second. If not, close solder-joint J202 on unit Al2 and measure on testpin X223. If a square-wave is measured with a 6 us high period and a 8 us low period then the RAM is defective or one or more address/data lines are short circuited. If the LCD has lighted for about one second and the program stops, close also solder-joint J202 and measure on testpin X223. If now a pulse is measured with a 5 us high period and a 15 us low period then the IIC bus is defective. On the SCL a clockpulse must be present when a softkey (e.g. AUTO SET) is depressed while the SDA gives the data information (looks like a random pulse).

If one of these signals is not present, you can localize on what unit the fault exists. This can be done by first unplug connector X1009, X2001 or X101 on resp. Al, A2 and All. To localize what serial-parallel conversion IC is defective, you can disconnect the solder joint in the SDA and SCL print track lead to that IC. The following IC's can disconnected in this way: D1001, D1101, D2602, D2603, D4001, D4002, D4401, N103, N104 and N106 (see also figure 23.8).

When the instrument restarts every time again, this means the WATCHDOG is initiating the main program (see also section 13.3), the watchdog can be disabled. This can be done by means of removing R204 on unit Al2 When disabled, pin 36 and pin 37 of the microprocessor are set to a low level.

## 23.5.4 I<sup>2</sup>C structure

TheI<sup>2</sup>C bus is for 2-way, 3-line communication between different ICs or modules. The three lines are a serial data line (SDA), a serial clock line (SCL) and ground. Both lines must be connected to a positive supply via a pull-up resistor when connected to the output stages of a device. Data transfer may be initiated only when the bus is not busy.

The lines SDA and SCL are fed to the various circuits, where depending on the addressing, the serial information is converted into the different control signals (see figure 23.7).

Note that for servicing, solder joints are added in the p.c.b. tracks connecting the circuits. These can be used to localize a fault in the  $I^2C$  bus by means of interrupting the bus connection.




Figure 23.7 I<sup>2</sup>C structure

# 23.5.5 Trouble-shooting the power supply

To determine whether a certain fault condition is initiated by the power supply itself or by the connected oscilloscope circuits, a dummy load is listed in the table below. The table gives also an example of the resistor types that can be used to compose the dummy load. These resistors can be ordered at Concern Service.

Supply voltabe	Output current	Dummy resistance and their service ordering numbers
+ 5 V	2,4 A	2,9E-12W: 3 x 10E (4822 112 21052) and 22E (4822 11221063) in parallel.
- 6,4 V	930 mA	6,9E-6W: 8,2E (4822 112 41052) and 47E (4822 110 23072) in parallel.
+ 12 V	720 mA	17,2E-8,7W: 33E (4822 112 41067) and 39E (4822 112 43069) in parallel.
- 12 V	500 mA	24,7E-6W: 39E (4822 112 41069) and 68E (4822 112 41076) in parallel.
+ 17 V	340 mA	51E-6W: 1E (4822 110 23027) in serial with 2 x 100E (4822 112 41081) in parallel.
- 17 V	100 mA	171E-1,7W: 270E (4822 110 43092) and 470E (4822 110 43098) in parallel.
+ 48 V	140 mA	341E-7W: 330E (4822 112 41094) in serial with 12E (4822 110 23056) in parallel.
+ 48 V	40 mA	1k22-2W: 2k2 (4822 110 23116) and 2k7 (4822 110 23118) in parallel.

## 23.5.6 p.c.b. Interconnections

Figure 23.8 gives a survey of all interconnections between the p.c.b.'s and to the CRT. All interconnections between the connectors on board level are given in the diagram.




Figure 23.8 p.c.b. Interconnections

#### 23.6 SPECIAL TOOLS

## 23.6.1 Trimming Kit SBC 317 - 4822 310 50095

The SBC 317 Trimming Kit matches every current trimming requirement for all products. The set contains 27 items (22 different bits, plus 3 bit holders and 2 extension pieces). The insulated holders and extension pieces make it easy to reach into a chassis and make accurate adjustments, without wasting time or risking shocks.

The SBC 317 Trimming Kit is packed in a flat transparent case. Several of the most commonly required bits are duplicated. In addition, a spare set of 8 bits is separately available as replacement (4822 310 50016).

The Trimming Kit contains the following parts:




Figure 23.9 Trimming tool kit

#### 23.6.2 p.c.b. Snapper - 5322 535 91942

A special tool is available for removal of the p.c.b. from the p.c.b. supports. Information on how to use this tool is given in chapter 23.2. The ordering number of this tool is 5322 535 91942




Figure 23.10 p.c.b. Snapper

#### 23.6.3 Extension board - 5322 216 51211

For test and repair purposes the unit All...Al5 can be plugged in their connectors via an extension board. This board is available under codenumber 5322 216 51211.

#### 23.7 RECALIBRATION AFTER REPAIR

After any electrical component has been renewed the calibration of its associated circuit should be checked, as well as the calibration of other closely-related circuits.

Since the power supply affects all circuits, calibration of the entire instrument should be checked it work has been done in the power supply or if the transformer has been renewed.

# 24. SAFETY INSPECTION AND TEST AFTER REPAIR AND MAINTENANCE IN THE PRIMARY CIRCUIT

#### 24.1 GENERAL DIRECTIVES

- Take care that the creepage distances and clearances have not been reduced.
- Before soldering, the wires should be bent through the holes of solder tags, or wrapped around the tag in the form of an open U, or, wiring ridigity shall be maintained by cable clamps or cable lacing.
- Replace all insulating guards and -plates.

#### 24.2 SAFETY COMPONENTS

Components in the primary circuit may only be renewed by components selected by Philips, see also section 14.1.2.

#### 24.3 CHECKING THE PROTECTIVE EARTH CONNECTION

The correct connection and condition is checked by visual control and by measuring the resistance between the protective lead connection at the plug and the cabinet/frame. The resistance shall not be more than 0,1 Ohm. During measurement the mains cable should be removed from the mains. Resistance variations indicate a defect.

## 24.4 CHECKING THE INSULATION RESISTANCE

Measure the insulation resistance at U = 500 V dc between the mains connections and the protective lead connections. For this purpose, set the mains switch to ON. The insulation resistance shall not be less than 2 Meg-ohm.

NOTE: 2 Meg-ohm is a minimum requirement at 40°C and 95 % Relative Humidity. Under normal conditions the insulation resistance should be much higher (10 ... 20 Meg-ohm).

#### 24.5 CHECKING THE LEAKAGE CURRENT

The leakage current shall be measured between each pole of the mains supply in turn, and all accessible conductive parts connected together (including the measuring earth terminal).

The leakage current is not excessive if the measured currents from the mentioned parts does not exceed 3,5 mA rms.

#### 24.6 VOLTAGE TEST

The instrument shall withstand, without electrical breakdown, the application of a test voltage between the supply circuit and accessible conductive parts that are likely to become energized. The test potential shall be 1500 V rms at supply-circuit frequency, applied for one second. The test shall be conducted when the instrument is fully assembled, and with the primary switch in the ON position. During the test, both sides of the primary circuit of the instrument are connected together and to one terminal of the voltage test equipment; the other voltage test equipment terminal is connected to the accessible conductive parts.



# 25. PARTS LIST

(subject to alteration without notice)

## 25.1 MECHANICAL PARTS

25.1.1 Mechanical parts indicated in figure 25.1.

Item	Qty	Ordering code	Description
1	1	5322 459 20503	Bezel
la	1	5322 414 20213	Button
16	1	5322 464 90484	Cover
2	1	5322 480 30181	Contrast filter blue
3	1	5322 455 81058	Textfilm on bezel PM3350
3	1	5322 455 81062	Textfilm on bezel PM3352
4	1	5322 268 14052	CAL socket
5	1	4822 530 70296	Clamping spring for CAL socket
6	11	5322 414 10018	Control knob with spring
7	1	5322 464 90252	Front frame
8	1	5322 455 81026	Textfilm CRT unit
9	1	5322 455 81057	Textfilm for handle PM3350
10	1	5322 498 50219	Handle assembly
11	1	5322 414 60142	Power-on knob, green-brown
12	2	5322 492 63355	Spring for handle
13	1	5322 535 80735	Extension part for power-on switch
14	1	3011 333 00733	Upper cabinet
15	2	5322 462 10264	p.c.b. guiding for A6
16	2	5322 462 10265	p.c.b. support for A3
17	1	5322 464 90486	Chassis
. 8	6	5322 462 30304	
19	1	5322 464 90249	p.c.b. support Bottom cabinet
20	2	5322 464 90253	
21	4	5322 462 50325	Attenuator cover
22	3	5322 532 21188	Bottom foot
23	3	5322 506 41006	BNC spacer ring
	3		BNC extension bush
24		5322 267 10004	BNC socket
25	1	5322 464 90254	Front unit frame
26	1	5322 455 81061	Textfilm for front unit
27	23	5322 276 11856	Softkey brown
28	1	5322 276 12332	Softkey mushroom
29	1	5322 276 11857	Softkey green
31	5	5322 277 10878	UP-DOWN key brown
32	2	5322 492 63354	Range indication spring
33	1	5322 450 60952	LCD window
34	1	5322 256 60289	Battery back-up holder
35	1	5322 361 10326	FAN assembly
16	4	5322 462 30377	Panel support
37	4	4822 530 70296	Panel support clamp
88	1	5322 417 20154	Metal fastener for Al8
-	3	5322 401 10954	Delay line cable clamp
-	2	5322 255 40054	Heatsink for V3011 and V3012
9	2	5322 290 40257	Flat cable clamp
0	2	5322 532 11588	Rubber support
-1	2	5322 256 64014	Battery holder




Figure 25.1 Exploded view




Figure 25.2 Rear view




Figure 25.3 Inside view showing the parts in the CRT compartiment




Figure 25.4 View of the units

25.1.2 Mechanical parts indicated in figure 25.2

Item	Qty	Ordering code	Description
1	2	5322 462 50324	Rear foot
2	1	5322 267 10004	BNC socket for Z-MOD
3	4	5322 502 12003	Screws for Analog Plot outand Mains input sockets
4	1	5322 321 22614	Analog plot out socket
5	1	5322 455 81059	Analog plot and sticker
6	1	5322 321 21616	Line cable, European version
	1	5322 321 10466	Line cable, USA version
	1	5322 321 21617	Line cable, British version
	1.	5322 321 21618	Line cable, Swiss version
	1	5322 321 21781	Line cable, Australean version
7	1	5322 219 81119	Mains input socket, incl. fuse holder
8	1	4822 253 30024	Fuse 1,6A (for mains input)
9	1	5322 321 22615	IEEE socket
10	1	5322 455 81063	IEEE sticker

## 25.1.3 Mechanical parts indicated in figure 25.3

Item	Qty	Ordering code	Description
1	1	5322 460 60404	CRT front rubber
2	1	5322 462 40957	Light conductor for CRT
3	1	5322 134 40534	Lamp 28V-40mA
4	1	5322 466 30163	CRT shielding .
5	1	5322 466 30164	CRT manchet, rubber
6	1	5322 462 10263	CRT support

## 25.2 UNITS (see figure 25.4)

Item	Qty	Ordering code	Description
1	A1	5322 216 51114	Attenuator unit
2	A2	5322 216 51196	Pre-amplifier unit
3	A3	5322 216 51117	XYZ-amplifier unit
4	A4	5322 216 51208	Time-base unit
5	A5	5322 216 51118	CRT-control unit
6	A6	5322 216 51195	Power supply unit
7	A7	5322 216 51197	Front unit
8	A8	5322 216 51207	LCD unit
9	A11	5322 216 51198	IEEE unit
10	A12	5322 216 51199	Microprocessor unit
11	A13	5322 216 51201	DCL unit
12	A14	5322 216 51202	ACL unit
13	A15	5322 216 51203	ADC-DAC unit
14	A16	5322 216 51204	Adaptation unit
15	A17	5322 216 51205	Mini CCD unit
16	A18	5322 210 51206	P <sup>2</sup> CCD unit
17	A19	5322 216 51209	Cursor unit

#### 25.3 CABLES AND CONNECTORS

#### 25.3.1 Flatcables and connectors

For the flatcables used in this oscilloscope, the required version must be made by yourself with the following parts:

- Universal flatcable, 40 wires, length 60 cm

5322 323 50112

To get the required number of wires, the flat cable must be split by means of a pair of scissors or a knife.

The cable must be cut to the required length.

#### - Flatcable connectors

The connectors can be mounted on the flatcable by means of a pair of pliers or in a bench-vice.

ATTENTION: Check the position of the flatcable in the connector before pressing the connector together.

The following connectors are available:

6 pole cable connector 10 pole cable connector	X7019 X505-X606-X806-			40301 40234	
20 pole cable connector	X4016-X5007-X6007 X91-X803-X2010- X3002-X3003-X4002 X4010-X6009-X7091	5322	268	40235	
26 pole cable connector 34 pole cable connector 40 pole cable connector	X4010-X6009-X7091 X102-X1009-X2009 X69(X97)-X2001-X4001 X98-X808	5322	268	70175 40236 70227	
The following AMP-connectors are available:					
<pre>2 pole-single, without conta 3 pole-single, without conta bus contact for AMP-cable 5 pole connector for power-i bus contact for connector,</pre>	cct pins connector, per piece: .n:	5322 5322 5322	268 268 268	40232 40233 20152 50452 24128	
NOTE: The flatcables are fixe connectors by means of connector clamps, per p	flatcable	5322	401	11156	

25.3.3

25.3.4

25.3.5

# 25.3.2 p.c.b.-Connectors (male headers)

Туре	Item	Orde	ring	number
2 pole-single	X2013-X4017-X6020	5322	265	20275
3 pole-single	X6008-X6019	5322	265	30434
3 pole-single	X6018 (power supply)			40435
3 pole-single 90° type	X2004-X3004-X3005- X3008	5322	265	30433
5 pole-single	X6014	5322	265	40436
6 pole-single	X7013	5322	265	30591
10 pole-double	X606-X806-X4016- X5007-X6007	5322	265	40485
10 pole-double 90° type	X505	5322	265	51188
20 pole-double	X91-X803-X2010- X3002-X3003-X4002- X4010-X6003-X709	5322	265	51129
26 pole-double	X102-X1009-X2009	5322	265	61071
34 pole-double	X96-X97-X2001-X4001	5322	265	61069
40 pole-double	X98-X808	5322	265	61072
50 Ohm cables and connectors				
The 50 Ohm coax-cables are s bit too long.	tanderdized, so some cable	es are	a 1:	ittle
The tules around the cable en necessary it can be replaced		olour,	but	if
- Cable, 30 cm long, 90° type		5322	321	22617
- Cable, 45 cm long				22616
The 50 Ohm coax-connector so	cket consists of two parts	s, bust	n and	l pin.
- Outer part (bush)		5322	268	24116
- Inner part (pin)				14141
Miscelleneous cables				
- Delay line cable, 54 cm lor	ng			21595
- Flex jump cable, used for : 11-pole.	interconnection for A3 -	5322	290	60605
Miscellaneous sockets and con	nnectors			
CRT-socket				40502
p.c.b. socket, 96-pole, trip				70167
p.c.b. connector, 96 pole, tr	riple			61029
Socket for D314				40677
Socket for D801				40815
Socket for D214, 48 pins				40851
Socket for D216, 32 pins	mcaa mcaa ======			40829
p.c.b. socket, 8-pole (X621,				40483
p.c.b. socket, 8-pole (X2021	, X2022, X2023, X2024)	5322	26/	50786

## 25.4 ELECTRICAL PARTS

# 25.4.1 Capacitors

POSNR	DESCRIPTION		ORDERING	CODE
C 0201 C 0202 C 0203 C 0204	-10+50% 63V 10% 2	33UF 33UF 20NF 00NF	4822 124 4822 124 5322 121 5322 121	20712 20712 43084 43083
C 0251 C 0252 C 0253 C 0254 C 0256	-10+50% 2 -20+50% -20+50%	10NF 20UF 10NF 10NF 10NF	4822 122 4822 124 4822 122 4822 122 4822 122	31414 20681 31414 31414 31414
C 0257 C 0258 C 0259 C 0261 C 0262	-20+50% -20+50% -20+50%	10NF 10NF 10NF 10NF 10NF	4822 122 4822 122 4822 122 4822 122 4822 122	31414 31414 31414 31414 31414
C 0263 C 0264 C 0266 C 0267 C 0268	-20+50% -20+50% -20+50%	10NF 10NF 10NF 10NF 10NF	4822 122 4822 122 4822 122 4822 122 4822 122	31414 31414 31414 31414 31414
C 0269 C 0271 C 0272 C 0273 C 0274	-20+50% -20+50% -20+50%	1 ONF 1 ONF 1 ONF 1 ONF 1 ONF	4822 122 4822 122 4822 122 4822 122 4822 122	31414 31414 31414 31414 31414
C 0276 C 0277 C 0278 C 0279 C 0281	-20+50% -20+50% 63V 10% 1	10NF 10NF 10NF 00NF 00UF	4822 122 4822 122 4822 122 5322 121 4822 124	31414 31414 31414 43083 20679
C 0282 C 0283 C 0284 C 0301 C 0302	-10+50% 10 -10+50% 10 -20+50%	00UF 00UF 00UF 10NF 10NF	4822 124 4822 124 4822 124 4822 122 4822 122	20679 20679 20679 31414 31414
C 0303 C 0304 C 0306 C 0307 C 0308	-20+50% -20+50% -20+50%	10NF 10NF 10NF 10NF 10NF	4822 122 4822 122 4822 122 4822 122 4822 122	31414 31414 31414 31414 31414
C 0309 C 0311 C 0312 C 0313 C 0314	-20+50% -20+50% -20+50%	10NF 10NF 10NF 10NF 10NF	4822 122 4822 122 4822 122 4822 122 4822 122	31414 31414 31414 31414 31414
C 0316 C 0317 C 0318 C 0319 C 0321	63V 10% 1 -10+50% 1 -20+50%	20UF 00NF 00UF 10NF 10NF	4822 124 5322 121 4822 124 4822 122 4822 122	20681 43083 20679 31414 31414
C 0322 C 0323 C 0324 C 0326 C 0401	-20+50% -20+50% -20+50%	10NF 10NF 10NF 10NF 10NF	4822 122 4822 122 4822 122 4822 122 4822 122	31414 31414 31414 31414 31414

POSNR	DESCRIPTIO	N	ORDERIN	G CODE
C 0402 C 0403 C 0404 C 0406 C 0407	-20+50% -20+50% -20+50% -20+50% -20+50%	10NF 10NF 10NF 10NF 10NF	4822 12 4822 12 4822 12 4822 12 4822 12	2 31414 2 31414 2 31414
C 0408 C 0409 C 0411 C 0412 C 0413	-20+50% -20+50% -20+50% -20+50% -20+50%	10NF 10NF 10NF 10NF 10NF	4822 12 4822 12 4822 12 4822 12 4822 12	2 31414 2 31414 2 31414
C 0414 C 0416 C 0417 C 0418 C 0419	-20+50% -20+50% -10+50% 63V 10% 2%	10NF 10NF 220UF 100NF 82PF	4822 12 4822 12 4822 12 5322 12 4822 12	2 31414 4 20681 1 43083
C 0421 C 0422 C 0423 C 0424 C 0511	-10+50% -20+50% 2% 2% -20+50%	220UF 10NF 82PF 82PF 10NF	4822 12 4822 12 4822 12 4822 12 4822 12	2 31414 2 31237 2 31237
C 0512 C 0513 C 0514 C 0517 C 0519	63V 10% -20+50% 63V 10% -20+50% -20+50%	100NF 10NF 100NF 10NF 10NF	5322 12 4822 12 5322 12 4822 12 4822 12	2 31414 1 43083 2 31414
C 0521 C 0522 C 0523 C 0524 C 0526	630V 1% 630V 1% 100V 10% 10% 100V 10%	470PF 470PF 10NF 1NF 10NF	5322 12 5322 12 5322 12 4822 12 5322 12	1 50999 1 43086 2 30027
C 0527 C 0528 C 0531 C 0532 C 0533	10% 2% -20+50% -20+50% 63V 10%	1NF 12PF 10NF 10NF 100NF	4822 12 4822 12 4822 12 4822 12 5322 12	2 31056 2 31414 2 31414
C 0534 C 0535 C 0536 C 0538 C 0539	63V 10% -20+50% 63V 10% -20+50% 2%	100NF 10NF 100NF 10NF 10PF	5322 12 4822 12 5322 12 4822 12 4822 12	2 31414 1 43083 2 31414
C 0541 C 0542 C 0543 C 0544 C 0546	-20+50% -10+50% -20+50% -20+50% -20+50%	10NF 68UF 10NF 10NF 10NF	4822 12 4822 12 4822 12 4822 12 4822 12	4 20689 2 31414 2 31414
C 0547 C 0548 C 0549 C 0551 C 0552	-20+50% -20+50% -10+50% -20+50% -20+50%	10NF 10NF 68UF 10NF	4822 12 4822 12 4822 12 4822 12 4822 12	2 31414 4 20689 2 31414
C 0553 C 0554 C 0555 C 0556 C 0557	-20+50% -20+50% -20+50% -20+50% -10+50%	10NF 10NF 10NF 10NF 47UF	4822 12 4822 12 4822 12 4822 12 4822 12	2 31414 2 31414 2 31414
C 0558 C 0559 C 0561 C 0562 C 0563	-20+50% -10+50% -20+50% -20+50% -20+50%	10NF 150UF 10NF 10NF 10NF	4822 12 4822 12 4822 12 4822 12 4822 12	4 20672 2 31414 2 31414

POSNR	DESCRIPTION	ORDERING CODE
C 0564	-20+50% 10NF	4822 122 31414
C 0565	-10+50% 47UF	4822 124 20699
C 0571	-20+50% 10NF	4822 122 31414
C 0572	63V 10% 100NF	5322 121 43083
C 0573	-20+50% 10NF	4822 122 31414
C 0574	63V 10% 100NF	5322 121 43083
C 0591	-20+50% 10NF	4822 122 31414
C 0593	-20+50% 10NF	4822 122 31414
C 0594	2% 15PF	4822 122 31823
C 0596	100V 10% 10NF	5322 121 43086
C 0597 C 0601 C 0601 C 0602 C 0602	10% 1NF -20+50% 10NF -20+50% 10NF -20+50% 10NF -20+50% 10NF	4822 122 30027 4822 122 31414 4822 122 31414 4822 122 31414 4822 122 31414
C 0603	-20+50% 10NF	4822 122 31414
C 0604	10% 470PF	4822 122 30034
C 0606	10% 1NF	4822 122 30027
C 0681	-10+50% 47UF	4822 124 20699
C 0682	-20+50% 10NF	4822 122 31414
C 0683 C 0684 C 0689 C 0691 C 0692	-10+50% 47UF -20+50% 10NF -20+50% 10NF -20+50% 10NF -20+50% 10NF	4822 124 20699 4822 122 31414 4822 122 31414 4822 122 31414 4822 122 31414
C 0693	-20+50% 10NF	4822 122 31414
C 0701	50V 5% 8.2PF	5322 122 33244
C 0702	50V 10% 22NF	5322 122 32654
C 0703	50V 5% 8.2PF	5322 122 33244
C 0704	50V 10% 22NF	5322 122 32654
C 0705	50V 5% 18PF	5322 122 32965
C 0706	50V 10% 22NF	5322 122 32654
C 0707	50V 10% 22NF	5322 122 32654
C 0721	50V 10% 22NF	5322 122 32654
C 0722	50V 10% 22NF	5322 122 32654
C 0723	50V 10% 22NF	5322 122 32654
C 0724	50V 10% 22NF	5322 122 32654
C 0725	50V 10% 22NF	5322 122 32654
C 0731	50V 10% 22NF	5322 122 32654
C 0732	50V 10% 22NF	5322 122 32654
C 0733	50V 10% 22NF	5322 122 32654
C 0734	50V 10% 22NF	5322 122 32654
C 0736	50V 10% 22NF	5322 122 32654
C 0737	50V 10% 22NF	5322 122 32654
C 0738	50V 10% 22NF	5322 122 32654
C 0739	50V 10% 22NF	5322 122 32654
C 0741	50V 5% 100PF	5322 122 32532
C 0761	50V 10% 22NF	5322 122 32654
C 0763	50V 10% 22NF	5322 122 32654
C 0764	50V 10% 22NF	5322 122 32654
C 0766	50V 10% 22NF	5322 122 32654
C 0767	50V 10% 22NF	5322 122 32654
C 0768	50V 10% 22NF	5322 122 32654
C 0769	50V 10% 22NF	5322 122 32654
C 0770	50V 10% 22NF	5322 122 32654
C 0771 C 0791 C 0792 C 0793 C 0794	50V 5% 100PF 50V 10% 22NF 50V 10% 22NF 50V 10% 22NF 50V 10% 22NF 50V 10% 22NF	5322 122 32532 5322 122 32654 5322 122 32654 5322 122 32654 5322 122 32654

POSNR	DESCRIPTI	ON	ORDE	RING	CODE
C 0796	50V 10%	22NF	5322	122	32654
C 0802	-20+50%	10NF	4822	122	31414
C 0804	-20+50%	10NF	4822	122	31414
C 0807	-20+50%	10NF	4822	122	31414
C 0809	-20+50%	10NF	4822	122	31414
C 0811	-10+50%	100UF	4822		20679
C 0814	-20+50%	10NF	4822		31414
C 0817	-20+50%	10NF	4822		31414
C 0818	2%	10PF	4822		32185
C 0819	-20+50%	10NF	4822		31414
C 0823	-20+50%	10NF	4822	122	31414
C 0824	2%	10PF	4822	122	32185
C 0825	-20+50%	10NF	4822	122	31414
C 0826	-10+50%	100UF	4822	124	20679
C 0832	-20+50%	10NF	4822	124	31414
C 0834	-20+50%	10NF	4822	122	31414
C 0835	-10+50%	100UF	4822	124	20679
C 0837	-20+50%	10NF	4822	122	31414
C 0839	-20+50%	10NF	4822	122	31414
C 0844	-20+50%	10NF	4822	122	31414
C 0847 C 0848 C 0849 C 0851 C 0853	-20+50% -20+50% -10+50% -20+50%	10NF 10PF 10NF 100UF 10NF	4822 4822 4822 4822 4822	122 122 122 124 124	31414 32185 31414 20679 31414
C 0854	2%	10PF	4822	122	32185
C 0855	-20+50%	10NF	4822	122	31414
C 0861	-20+50%	10NF	4822	122	31414
C 0862	-20+50%	10NF	4822	122	31414
C 0865	2%	12PF	4822	122	31056
C 0866	2%	39PF	4822	122	31069
C 0867	10%	1NF	4822	122	30027
C 0869	10%	1NF	4822	122	30027
C 0871	10%	470PF	4822	122	30034
C 0872	-20+50%	10NF	4822	122	31414
C 0874	10%	1NF	4822	122	30027
C 0875	2%	100PF	4822	122	31316
C 0883	-10+50%	150UF	4822	124	20672
C 0884	-10+50%	150UF	4822	124	20672
C 0895	-20+50%	10NF	4822	124	31414
C 0896	-20+50%	10NF	4822	122	31414
C 0897	-20+50%	10NF	4822	122	31414
C 0898	-10+50%	47UF	4822	124	20699
C 0899	-20+50%	10NF	4822	122	31414
C 0901	100V 10%	22NF	5322	121	43087
C 0903	100V 10%	56PF	4822	122	32027
C 0906	2%	22NF	5322	121	43087
C 0908	100V 10%	56PF	4822	122	32027
C 0911	2%	22NF	5322	121	43087
C 0913	2%	56PF	4822	122	32027
C 0916	100V 10%	22NF	5322	121	43087
C 0917	-20+50%	10NF	4822	122	31414
C 0918	2%	56PF	4822	122	32027
C 0920	-20+50%	10NF	4822	122	31414
C 0921	-10+50%	100UF	4822	124	20679
C 0921	-20+50%	10NF	4822	122	31414
C 0922	-20+50%	10NF	4822	122	31414
C 0923	-20+50%	10NF	4822	122	31414
C 0924	-20+50%	10NF	4822	122	31414
C 0925	-20+50%	10NF	4822	122	31414

POSNR	DESCRIPTIO	N	ORDER	ING	CODE
C 0926	-20+50%	10NF	4822	122	31414
C 0927	-20+50%	10NF	4822	122	31414
C 0928	-20+50%	10NF	4822	122	31414
C 0929	-20+50%	10NF	4822	122	31414
C 0930	-20+50%	10NF	4822	122	31414
C 0931	-20+50%	10NF	4822	122	31414
C 0932	-20+50%	10NF	4822	122	31414
C 0933	-20+50%	10NF	4822	122	31414
C 0934	-20+50%	10NF	4822	122	31414
C 0935	-20+50%	10NF	4822	122	31414
C 0936	-20+50%	10NF	4822	122	31414
C 0937	-20+50%	10NF	4822	122	31414
C 0938	-20+50%	10NF	4822	122	31414
C 0939	-20+50%	10NF	4822	122	31414
C 0942	-20+50%	10NF	4822	122	31414
C 0951	-20+50%	10NF	4822	122	31414
C 0952	-20+50%	10NF	4822	122	31414
C 0953	-20+50%	10NF	4822	122	31414
C 0954	-20+50%	10NF	4822	122	31414
C 0956	-20+50%	10NF	4822	122	31414
C 0957	-20+50%	10NF	4822	122	31414
C 0958	-20+50%	10NF	4822	122	31414
C 0959	-20+50%	10NF	4822	122	31414
C 0960	-20+50%	10NF	4822	122	31414
C 0961	-20+50%	10NF	4822	122	31414
C 0962	-10+50%	150UF	4822	124	20672
C 0963	-10+50%	150UF	4822	124	20672
C 0964	-10+50%	150UF	4822	124	20672
C 0965	-20+50%	10NF	4822	122	31414
C 0966	-20+50%	10NF	4822	122	31414
C 0967	-20+50%	10NF	4822	122	31414
C 0968	-20+50%	10NF	4822	122	31414
C 0969	-20+50%	10NF	4822	122	31414
C 0971	-20+50%	10NF	4822	122	31414
C 0972	-20+50%	10NF	4822	122	31414
C 0973	-20+50%	10NF	4822	122	31414
C 0974	-20+50%	10NF	4822	122	31414
C 0976	-10+50%	15UF	4822	124	20729
C 0977	-10+50%	47UF	4822	124	20699
C 0978	-10+50%	68UF	4822	124	20689
C 0979	-10+50%	68UF	4822	124	20689
C 0980	-20+50%	10NF	4822	122	31414
C 0981	-20+50%	10NF	4822	122	31414
C 0982	-20+50%	10NF	4822	122	31414
C 0983	-20+50%	10NF	4822	122	31414
C 0984	-20+50%	10NF	4822	122	31414
C 0985	-20+50%	10NF	4822	122	31414
C 0986	-20+50%	10NF	4822	122	31414
C 0987	-10+50%	47UF	4822	124	20699
C 0988	-20+50%	10NF	4822	124	31414
C 0996	-20+50%	10NF	4822	122	31414
C 0997	-10+50%	150UF	4822	124	20672
C 0998	-20+50%	10NF	4822	122	31414
C 1001	-20+50%	10NF	4822	122	31414
C 1002	400V 10%	22NF	5322	121	40308
C 1003	-20+50%	10NF	4822	122	31414
C 1004	-20+50%	10NF	4822	122	31414
C 1006	-20+50%	10NF	4822	122	31414
C 1009	2%	33PF	5322	122	32072
C 1011	63V 10%	220NF	5322	121	43084

POSNR	DESCRIPTION	ORDERING	CODE
C 1012	63V 10% 220NF	5322 121	43084
C 1013	2% 15PF	4822 122	31823
C 1016	0.25PF 3.3PF	5322 122	32549
C 1017	0.25PF 3.3PF	4822 122	31821
C 1018	0.25PF 2.7PF	5322 122	32894
C 1019	2% 33PF	5322 122	32072
C 1021	-20+50% 10NF	4822 122	31414
C 1022	2% 22PF	5322 122	32143
C 1023	7-10.0 PF MUR	5322 125	11013
C 1024	-20+50% 10NF	4822 122	31414
C 1026	0.25PF 3.3PF	5322 122	32549
C 1027	0.25PF 2.2PF	5322 122	32774
C 1028	2% 33PF	5322 122	32072
C 1029	7-10.0 PF MUR	5322 125	11013
C 1031	-20+50% 10NF	4822 122	31414
C 1032	2% 33PF	5322 122	32551
C 1033	7-10.0 PF MUR	5322 125	11013
C 1034	-20+50% 10NF	4822 122	31414
C 1035	-20+50% 10NF	4822 122	31414
C 1036	2% 39PF	4822 122	31069
C 1037	2% 22PF	5322 122	32143
C 1038	2% 100PF	4822 122	31316
C 1039	0.25PF 2.2PF	4822 122	31036
C 1041	63V 10% 100NF	5322 121	43083
C 1042	-20+50% 10NF	4822 122	31414
C 1043	-20+50% 10NF	4822 122	31414
C 1044	-20+50% 10NF	4822 122	31414
C 1045	-20+50% 10NF	4822 122	31414
C 1046	-10+50% 68UF	4822 124	20689
C 1047	0.25PF 4.7PF	4822 122	31822
C 1061	10% 470PF	4822 122	30034
C 1062	0.25PF 3.3PF	4822 122	31821
C 1063	2% 33PF	5322 122	32072
C 1064	10% 680PF	4822 122	30053
C 1067	2% 68PF	4822 122	31349
C 1068	-20+50% 10NF	4822 122	31414
C 1071	-20+50% 10NF	4822 122	31414
C 1072	-20+50% 10NF	4822 122	31414
C 1076	10% 1.5NF	4822 122	31169
C 1077	10% 1.5NF	4822 122	31169
C 1101	-20+50% 10NF	4822 122	31414
C 1102	400V 10% 22NF	5322 121	40308
C 1103	-20+50% 10NF	4822 122	31414
C 1104	-20+50% 10NF	4822 122	31414
C 1106	-20+50% 10NF	4822 122	31414
C 1109	2% 33PF	5322 122	32072
C 1111	63V 10% 220NF	5322 121	43084
C 1112	63V 10% 220NF	5322 121	43084
C 1113	2% 15PF	4822 122	31823
C 1116	0.25PF 3.3PF	5322 122	32549
C 1117	0.25PF 3.3PF	4822 122	31821
C 1118	0.25PF 2.7PF	5322 122	32894
C 1119	2% 33PF	5322 122	32072
C 1121	-20+50% 10NF	4822 122	31414
C 1122	2% 22PF	5322 122	32143
C 1123	7-10.0 PF MUR	5322 125	11013
C 1124	-20+50% 10NF	4822 122	31414
C 1126	0.25PF 3.3PF	5322 122	32549
C 1127	0.25PF 2.2PF	5322 122	32774
C 1128	2% 33PF	5322 122	32072

POSNR	DESCRIPTION	ORDERING	CODE
C 1129	7-10.0 PF MUR	5322 125	11013
C 1131	-20+50% 10NF	4822 122	31414
C 1132	2% 33PF	5322 122	32551
C 1133	7-10.0 PF MUR	5322 125	11013
C 1134	-20+50% 10NF	4822 122	31414
C 1135	-20+50% 10NF	4822 122	31414
C 1136	2% 39PF	4822 122	31069
C 1137	2% 22PF	5322 122	32143
C 1138	2% 100PF	4822 122	31316
C 1139	0.25PF 2.2PF	4822 122	31036
C 1141	63V 10% 100NF	5322 121	43083
C 1142	-20+50% 10NF	4822 122	31414
C 1143	-20+50% 10NF	4822 122	31414
C 1144	-20+50% 10NF	4822 122	31414
C 1145	-20+50% 10NF	4822 122	31414
C 1146	0.25PF 4.7PF	4822 124	20689
C 1147		4822 122	31822
C 1161		4822 122	30034
C 1162		4822 122	31821
C 1163		5322 122	32072
C 1164	10% 680PF	4822 122	30053
C 1167	2% 68PF	4822 122	31349
C 1168	-20+50% 10NF	4822 122	31414
C 1171	-20+50% 10NF	4822 122	31414
C 1172	-20+50% 10NF	4822 122	31414
C 1176	10% 1.5NF	4822 122	31169
C 1177		4822 122	31169
C 1201		4822 122	31414
C 1202		5322 121	40308
C 1203		5322 122	32551
C 1204	0.25PF 3.9PF	4822 122	31217
C 1206	7-10.0 PF MUR	5322 125	11013
C 1207	2% 22PF	5322 122	32143
C 1208	-20+50% 10NF	4822 122	31414
C 1210	0.25PF 0.56PF	5322 122	32107
C 1211	-20+50% 10NF	4822 122	31414
C 1212	2% 100PF	4822 122	31316
C 1216	0.25PF 4.7PF	4822 122	31822
C 1217	-20+50% 10NF	4822 122	31414
C 1401	-20+50% 10NF	4822 122	31414
C 1402	-20+50% 10NF	4822 122	31414
C 1403	-20+50% 10NF	4822 122	31414
C 1404	-10+50% 68UF	4822 124	20689
C 1405	-20+50% 10NF	4822 122	31414
C 1407	-20+50% 10NF	4822 122	31414
C 1408	-20+50% 10NF	4822 122	31414
C 1409	-10+50% 68UF	4822 124	20689
C 1411	-20+50% 10NF	4822 122	31414
C 1412	-20+50% 10NF	4822 122	31414
C 1413	-10+50% 47UF	4822 124	20699
C 1414	-20+50% 10NF	4822 122	31414
C 1420	-20+50% 10NF	4822 122	31414
C 1421	-20+50% 10NF	4822 122	31414
C 1422	-20+50% 10NF	4822 122	31414
C 1423	-20+50% 10NF	4822 122	31414
C 1424	-10+50% 68UF -20+50% 10NF -20+50% 10NF -10+50% 68UF -20+50% 10NF	4822 124	20689
C 1427		4822 122	31414
C 1428		4822 122	31414
C 1429		4822 124	20689
C 1431		4822 122	31414

POSNR	DESCRIPT	ION	ORDE	RING	CODE
C 1432	-20+50%	10NF	4822	122	31414
C 1433	-10+50%	47UF	4822	124	20699
C 1434	-20+50%	10NF	4822	122	31414
C 1441	-20+50%	10NF	4822	122	31414
C 1442	-10+50%	68UF	4822	124	20689
C 1443	-20+50%	10NF	4822	122	31414
C 1444	-20+50%	10NF	4822	122	31414
C 1446	-10+50%	68UF	4822	124	20689
C 1447	-20+50%	10NF	4822	122	31414
C 2049	10%	1.5NF	4822	122	31169
C 2050 C 2051 C 2149 C 2150 C 2151	-20+50% 10% 10% -20+50% 10%	10NF 1.5NF 1.5NF 10NF 1.5NF	4822 4822 4822 4822 4822	122 122 122 122 122 122	31414 31169 31169 31414 31169
C 2201 C 2203 C 2215 C 2216 C 2217	-20+50% -20+50% 0.25PF 0.25PF -20+50%	10NF 10NF 6.8PF 2.7PF 10NF	4822 4822 4822 4822 4822	122 122 122 122 122 122	31414 31414 31049 31038 31414
C 2218	0.25PF	2.7PF	4822	122	31038
C 2220	0.25PF	5.6PF	5322	122	32163
C 2221	10%	1.5NF	4822	122	31169
C 2222	0.25PF	8.2PF	4822	122	31052
C 2223	10%	1.5NF	4822	122	31169
C 2224 C 2225 C 2226 C 2229 C 2230	10% 10% 10% 10% 10%	1.5NF 470PF 470PF 470PF 470PF	4822 4822 4822 4822 4822 4822	122 122 122 122 122	31169 30034 30034 30034 30034
C 2305	-20+50%	10NF	4822	122	31414
C 2306	10%	1.5NF	4822	122	31169
C 2307	10%	1.5NF	4822	122	31169
C 2317	0.25PF	1.5PF	5322	122	32101
C 2318	10%	470PF	4822	122	30034
C 2321	0.25PF	1.5PF	5322	122	32101
C 2326	-20+50%	10NF	4822	122	31414
C 2327	-20+50%	10NF	4822	122	31414
C 2328	63V 10%	100NF	5322	121	43083
C 2329	63V 10%	100NF	5322	121	43083
C 2331	63V 10%	100NF	5322	121	43083
C 2332	63V 10%	100NF	5322	121	43083
C 2333	63V 10%	100NF	5322	121	43083
C 2335	2%	12PF	4822	122	31056
C 2336	-20+50%	10NF	4822	122	31414
C 2337	-20+50%	10NF	4822	122	31414
C 2338	10%	470PF	4822	122	30034
C 2342	2%	22PF	5322	122	32143
C 2345	0.25PF	01.8PF	5322	122	32162
C 2346	10%	1.5NF	4822	122	31169
C 2348	10%	1.5NF	4822	122	31169
C 2350	0.25PF	2.7PF	4822	122	31038
C 2600	2%	22PF	5322	122	32143
C 2601	63V 10%	100NF	5322	121	43083
C 2602	-20+50%	10NF	4822	121	31414
C 2611	10%	1NF	4822	122	30027
C 2612	-20+50%	10NF	4822	122	31414
C 2613	10%	470PF	4822	122	30034
C 2616	10%	470PF	4822	122	30034
C 2701	-10+50%	100UF	4822	124	20679

POSNR	DESCRIPTION	ORDERING	CODE
C 2702	-20+50% 10NF	4822 122	31414
C 2703	-20+50% 10NF	4822 122	31414
C 2704	-20+50% 10NF	4822 122	31414
C 2706	-10+50% 100UF	4822 124	20679
C 2707	-20+50% 10NF	4822 122	31414
C 2708	-20+50% 10NF	4822 122	31414
C 2709	-20+50% 10NF	4822 122	31414
C 2711	-20+50% 10NF	4822 122	31414
C 2716	-10+50% 68UF	4822 124	20689
C 2717	-20+50% 10NF	4822 122	31414
C 2718	-20+50% 10NF	4822 122	31414
C 2722	-20+50% 10NF	4822 122	31414
C 2726	-10+50% 68UF	4822 124	20689
C 2727	-20+50% 10NF	4822 122	31414
C 2728	-20+50% 10NF	4822 122	31414
C 2741	-20+50% 10NF	4822 122	31414
C 2744	-20+50% 10NF	4822 122	31414
C 2746	-20+50% 10NF	4822 122	31414
C 2747	-10+50% 68UF	4822 124	20689
C 2748	-20+50% 10NF	4822 122	31414
C 2751	-10+50% 47UF -20+50% 10NF -20+50% 10NF -20+50% 10NF -20+50% 10NF	4822 124	20699
C 2752		4822 122	31414
C 2753		4822 122	31414
C 2754		4822 122	31414
C 2771		4822 122	31414
C 2772	-10+50% 150UF	4822 124	20672
C 2773	-20+50% 10NF	4822 122	31414
C 2774	-10+50% 68UF	4822 124	20689
C 2776	-20+50% 10NF	4822 122	31414
C 2777	63V 10% 100NF	5322 121	43083
C 2781	-20+50% 10NF	4822 122	31414
C 3001	-20+50% 10NF	4822 122	31414
C 3002	10% 1.5NF	4822 122	31169
C 3003	10% 1.5NF	4822 122	31169
C 3004	7-10.0 PF MUR	5322 125	11013
C 3005	2-20PF MUR	5322 125	50296
C 3006	0.25PF 5.6PF	5322 122	32163
C 3007	7-10.0 PF MUR	5322 125	11013
C 3009	2% 15PF	4822 122	31823
C 3011	2% 68PF	4822 122	31349
C 3013	0.25PF 2.7PF	4822 122	31038
C 3014	0.25PF 2.7PF	4822 122	31038
C 3016	2-20PF MUR	5322 125	50296
C 3017	-20+50% 10NF	4822 122	31414
C 3018	0.25PF 5.6PF	5322 122	32163
C 3021	-20+50% 10NF	4822 122	31414
C 3022	-20+50% 10NF	4822 122	31414
C 3101	10% 1.5NF	4822 122	31169
C 3102	10% 1.5NF	4822 122	31169
C 3104	100V 10% 47NF	5322 121	43088
C 3105	-20+50% 10NF	4822 122	31414
C 3106	63V 10% 100NF	5322 121	43083
C 3107	0.25PF 2.7PF	4822 122	31038
C 3108	0.25PF 0.82PF	4822 122	31214
C 3109	63V 10% 100NF	5322 121	43083
C 3110	-20+50% 10NF	4822 122	31414
C 3111	-20+50% 10NF	4822 122	31414
C 3113	0.25PF 0.82PF	4822 122	31214
C 3114	100V 10% 47NF	5322 121	43088
C 3116	63V 10% 100NF	5322 121	43083

POSNR	DESCRIPTI	ON	ORDER	RING	CODE
C 3200 C 3201 C 3202 C 3203 C 3204		0.56PF 0.56PF 100NF 100NF 10NF	5322 5322 5322 5322 4822	122 122 121 121 121 122	32107 32107 43083 43083 31414
C 3206 C 3208 C 3209 C 3211 C 3250	63V 10% 10% -20+50% -20+50% 100V 10%	100NF 470PF 2.2NF 2.2NF 10NF	5322 4822 5322 5322 5322	121 122 122 122 122 121	43083 30034 50093 50093 43086
C 3251	100V 10%	47NF	5322	121	43088
C 3252	-20+50%	2.2NF	5322	122	50093
C 3253	-20+50%	10NF	4822	122	31414
C 3254	-20+50%	10NF	4822	122	31414
C 3256	0.25PF	0.56PF	5322	122	32107
C 3257	-20+50%	10NF	4822	122	31414
C 3258	-20+50%	2.2NF	5322	122	50093
C 3301	-20+50%	10NF	4822	122	31414
C 3302	-20+50%	10NF	4822	122	31414
C 3303	-10+50%	47UF	4822	122	20699
C 3304	-20+50%	10NF	4822	122	31414
C 3306	-20+50%	10NF	4822	122	31414
C 3307	-20+50%	10NF	4822	122	31414
C 3308	-20+50%	10NF	4822	122	31414
C 3309	-20+50%	10NF	4822	122	31414
C 3311	-20+50%	10NF	4822	122	31414
C 3312	-10+50%	47UF	4822	124	20699
C 3313	-20+50%	10NF	4822	122	31414
C 3314	-10+50%	15UF	4822	124	20729
C 3316	-20+50%	10NF	4822	122	31414
C 3317	-20+50%	10NF	4822	122	31414
C 3318	-20+50%	10NF	4822	122	31414
C 3319	-10+50%	15UF	4822	124	20729
C 3321	-20+50%	10NF	4822	122	31414
C 3322	-20+50%	10NF	4822	122	31414
C 3324	-20+50%	10NF	4822	122	31414
C 3326	-20+50%	10NF	4822	122	31414
C 4001	63V 10%	100NF	5322	121	43083
C 4002	-10+50%	47UF	4822	124	20699
C 4003	63V 10%	100NF	5322	121	43083
C 4004	-20+50%	10NF	4822	122	31414
C 4005	-20+50%	10NF	4822	122	31414
C 4006	10%	4.7NF	4822	122	31125
C 4007	10%	4.7NF	4822	122	31125
C 4008	10%	470PF	4822	122	30034
C 4009	0.25PF	3.9PF	5322	122	34107
C 4011	2%	100PF	4822	122	31316
C 4021	-10+50%	47UF	4822	124	20699
C 4022	-20+50%	10NF	4822	122	31414
C 4028	2%	100PF	4822	122	31316
C 4029	2%	100PF	4822	122	31316
C 4101	-20+50%	10NF	4822	122	31414
C 4103	-20+50%	10NF	4822	122	31414
C 4105	63V 10%	100NF	5322	121	43083
C 4106	-10+50%	150UF	4822	124	20672
C 4107	-20+50%	10NF	4822	122	43085
C 4108	2%	100PF	4822	122	
C 4109	-20+50%	10NF	4822	122	
C 4110	63V 10%	470NF	5322	121	
C 4112	-20+50%	10NF	4822	122	

POSNR	DESCRIPTION	ORDERING	CODE
C 4113	630V 1% 1NF	4822 121	50591
C 4114	100V 10% 10UF	5322 121	41727
C 4116	10% 1.5NF	4822 122	31169
C 4117	2% 100PF	4822 122	31316
C 4118	-20+50% 10NF	4822 122	31414
C 4120	100V 10% 47NF	5322 121	43088
C 4122	63V 10% 100NF	5322 121	43083
C 4123	-10+50% 47UF	4822 124	20699
C 4124	-20+50% 10NF	4822 122	31414
C 4126	-10+50% 47UF	4822 124	20699
C 4301	63V 10% 100NF	5322 121	43083
C 4302	-10+50% 15UF	4822 124	20729
C 4303	100V 10% 10NF	5322 121	43086
C 4304	2% 330PF	4822 122	31353
C 4306	-20+50% 10NF	4822 122	31414
C 4307	-20+50% 10NF	4822 122	31414
C 4311	2% 100PF	4822 122	31316
C 4501	-20+50% 10NF	4822 122	31414
C 4502	-20+50% 10NF	4822 122	31414
C 4503	0.25PF 3.9PF	5322 122	34107
C 4521	63V 10% 100NF	5322 121	43083
C 4601	63V 10% 100NF	5322 121	43083
C 4602	0.25PF 8.2PF	4822 122	31052
C 4603	0.25PF 8.2PF	4822 122	31052
C 4611	-20+50% 10NF	4822 122	31414
C 4612	-20+50% 10NF	4822 122	31414
C 4613	2% 10PF	4822 122	32185
C 4701	10% 1NF	4822 122	30027
C 4702	2% 220PF	4822 122	30094
C 4703	10% 1NF	4822 122	30027
C 4704	-20+50% 10NF	4822 122	31414
C 4801	-20+20% 2200UF	4822 124	21382
C 4804	-10+50% 150UF	4822 124	20672
C 4807	-20+50% 10NF	4822 122	31414
C 4808	-10+50% 68UF	4822 124	20689
C 4811	-20+50% 10NF	4822 122	31414
C 4812	-10+50% 47UF	4822 124	20699
C 4813	-20+50% 10NF	4822 122	31414
C 4819	-20+50% 10NF	4822 122	31414
C 4820	-20+50% 10NF	4822 122	31414
C 4822	-20+50% 10NF	4822 122	31414
C 4825	-20+50% 10NF	4822 122	31414
C 4829	-20+50% 10NF	4822 122	31414
C 4831	-20+50% 10NF	4822 122	31414
C 4832	-10+50% 47UF	4822 124	20699
C 4833	-20+50% 10NF	4822 122	31414
C 4835	-20+50% 10NF	4822 122	31414
C 4836	-20+50% 10NF	4822 122	31414
C 4837	-10+50% 47UF	4822 124	20699
C 4839	2% 12PF	4822 122	31056
C 5001	-20+50% 10NF	4822 122	31414
C 5002	-20+50% 10NF	4822 122	31414
C 5003	-20+50% 10NF	4822 122	31414
C 5004	-20+50% 10NF	4822 122	31414
C 5006	-20+50% 10NF	4822 122	31414
C 6001	250V 10% 220NF	5322 121	44142
C 6002	ME275 20% 1NF	5322 121	42583
C 6003	63V 10% 100NF	5322 121	43083
C 6004	63V 10% 100NF	5322 121	43083
C 6005	-20+50% 1.5NF	5322 122	50092

POSNR	DESCRIPTION	ORDERING	CODE
C 6006	ME275 20% 1NF -20+20% 68UF -20+20% 68UF 63V 10% 100NF -10+50% 33UF	5322 121	42583
C 6007		5322 124	21938
C 6008		5322 124	21938
C 6009		5322 121	43083
C 6011		4822 124	20712
C 6012	2% 220PF	4822 122	30094
C 6013	10% 4.7NF	4822 122	31125
C 6014	160V 1% 33NF	5322 121	50997
C 6017	2000V 5% 1.5NF	4822 121	40541
C 6018	10% 4.7NF	4822 122	31125
C 6031	10% 2.2NF	4822 122	30114
C 6032	63V 10% 220NF	5322 121	43084
C 6033	10% 4.7NF	4822 122	31125
C 6041	63V 10% 100NF	5322 121	43083
C 6042	63V 10% 100NF	5322 121	43083
C 6100 C 6101 C 6102 C 6103 C 6104	-20+20% 6800UF -20+20% 6800UF -10+50% 680UF -10+50% 680UF -10+50% 220UF	4822 124 4822 124 4822 124 4822 124 4822 124 4822 124	40692 40692 20685 20685 20681
C 6106	-10+50% 470UF	4822 124	20695
C 6107	-10+50% 150UF	4822 124	20691
C 6108	-10+50% 470UF	4822 124	20695
C 6109	-10+50% 150UF	4822 124	20691
C 6111	-10+50% 220UF	4822 124	20704
C 6112	-10+50% 100UF	4822 124	20701
C 6113	-10+50% 100UF	4822 124	20701
C 6114	-10+50% 100UF	4822 124	20701
C 6116	-10+50% 68UF	4822 124	20734
C 6117	-10+50% 22UF	4822 124	20731
C 6119	-10+50% 22UF	4822 124	20731
C 6120	-20+50% 10NF	4822 122	31414
C 6121	-10+50% 22UF	4822 124	20731
C 6122	630V 1% 680PF	5322 121	51214
C 6131	63V 10% 470NF	5322 121	43085
C 6132	-10+50% 100UF	4822 124	20679
C 6133	63V 10% 100NF	5322 121	43083
C 6134	10% 1NF	4822 122	30027
C 6135	-20+50% 10NF	4822 122	31414
C 6201	100V 10% 47NF	5322 121	43088
C 6202		4822 122	31072
C 6204		5322 121	43083
C 6206		4822 122	30027
C 6207		4822 122	31125
C 6208		4822 124	20734
C 6209 C 6211 C 6212 C 6213 C 6214	-20+50% 10NF -10+10% 33PF 10% 4.7NF	5322 122 5322 122 5322 122 4822 122 5322 122	50093 50091 33081 31125 50086
C 6311 C 6401 C 6402 C 6500 C 6501	63V 10% 100NF -10+50% 68UF -10+50% 68UF	4822 122 5322 121 4822 124 4822 124 4822 122	31414 43083 20689 20689 31414
C 6502 C 6503 C 6506 C 7004 C 7006	2% 100PF 2% 100PF	5322 121 4822 122 4822 122 4822 122 4822 122	43086 31316 31316 31414 31414

POSNR	DESCRIPTION	ORDERING CODE
C 7007	63V 10% 100NF	5322 121 43083
C 7008	10% 680PF	4822 122 30053
C 7009	63V 10% 100NF	5322 121 43083
C 7011	-20+50% 10NF	4822 122 31414
C 7012	-20+50% 10NF	4822 122 31414
C 7013	-20+50% 10NF	4822 122 31414
C 7014	-20+50% 10NF	4822 122 31414
C 7016	-20+50% 10NF	4822 122 31414
C 7017	-20+50% 10NF	4822 122 31414
C 7018	-20+50% 10NF	4822 122 31414
C 7019	-20+50% 10NF	4822 122 31414
C 7101	-20+50% 10NF	4822 122 31414
C 7102	-20+50% 10NF	4822 122 31414
C 7103	-20+50% 10NF	4822 122 31414
C 7104	-10+50% 100UF	4822 124 20679
C 7106	-20+50% 10NF	4822 122 31414
C 7107	-20+50% 10NF	4822 122 31414
C 7108	-20+50% 10NF	4822 122 31414
C 7109	-20+50% 10NF	4822 122 31414
C 7111	-20+50% 10NF	4822 122 31414
C 7112	-20+50% 10NF	4822 122 31414
C 7114	-10+50% 33UF	4822 124 20712
C 7116	-20+50% 10NF	4822 122 31414
C 7117	-20+50% 10NF	4822 122 31414
Resisto	rs	
R 0200	MRS25 1% 10K	4822 116 53022
R 0201	MRS25 1% 100K	4822 116 52973
R 0202	MRS25 1% 10K	4822 116 53022
R 0203	MRS25 1% 100K	4822 116 52973
R 0204	MRS25 1% 10K	4822 116 53022
R 0206	MRS25 1% 11K	4822 116 52907
R 0207	MRS25 1% 10K	4822 116 53022
R 0208	MRS25 1% 1K	4822 116 53108
R 0209	MRS25 1% 90K9	5322 116 53582
R 0211	MRS25 1% 1K	4822 116 53108
R 0212	MRS25 1% 46K4	5322 116 53314
R 0213	MRS25 1% 3K16	4822 116 53021
R 0214	MRS25 1% 46K4	5322 116 53314
R 0216	MRS25 1% 2K15	5322 116 53239
R 0217	MRS25 1% 10K	4822 116 53022
R 0218	MRS25 1% 10K	4822 116 53022
R 0219	MRS25 1% 10K	4822 116 53022
R 0221	MRS25 1% 3K16	4822 116 53021
R 0222	MRS25 1% 3K16	4822 116 53021
R 0223	MRS25 1% 3K16	4822 116 53021
R 0224	MRS25 1% 3K16	4822 116 53021
R 0226	MRS25 1% 51E1	5322 116 53213
R 0227	MRS25 1% 51E1	5322 116 53213
R 0228	MRS25 1% 10K	4822 116 53022
R 0229	MRS25 1% 51E1	5322 116 53213
R 0231	MRS25 1% 51E1	5322 116 53213
R 0232	MRS25 1% 10K	4822 116 53022
R 0233	MRS25 1% 3K16	4822 116 53021
R 0251	MRS25 1% 10E	4822 116 52891
R 0301	MRS25 1% 100E	5322 116 53126
R 0302	MRS25 1% 100E	5322 116 53126
R 0303	MRS25 1% 100E	5322 116 53126
R 0304	MRS25 1% 1K33	5322 116 53512

POSNR	DESCRIPTION	ORDERING	CODE
R 0306	MRS25 1% 1K33	5322 116	53512
R 0307	MRS25 1% 1K33	5322 116	53512
R 0309	MRS25 1% 10K	4822 116	53022
R 0312	MRS25 1% 2K15	5322 116	53239
R 0313	MRS25 1% 100K	4822 116	52973
R 0401	MRS25 1% 100E	5322 116	53126
R 0402	MRS25 1% 100E	5322 116	53126
R 0403	MRS25 1% 100E	5322 116	53126
R 0404	MRS25 1% 100E	5322 116	53126
R 0406	MRS25 1% 100E	5322 116	53126
R 0407	MRS25 1% 100E	5322 116	53126
R 0408	MRS25 1% 100E	5322 116	53126
R 0409	MRS25 1% 100E	5322 116	53126
R 0411	MRS25 1% 100E	5322 116	53126
R 0412	MRS25 1% 100E	5322 116	53126
R 0413	MRS25 1% 100E	5322 116	53126
R 0414	MRS25 1% 100E	5322 116	53126
R 0416	MRS25 1% 100E	5322 116	53126
R 0417	MRS25 1% 100E	5322 116	53126
R 0418	MRS25 1% 1K33	5322 116	53512
R 0419	MRS25 1% 1K33	5322 116	53512
R 0421	MRS25 1% 1K33	5322 116	53512
R 0422	MRS25 1% 1K33	5322 116	53512
R 0423	MRS25 1% 1K33	5322 116	53512
R 0424	MRS25 1% 1K33	5322 116	53512
R 0426	MRS25 1% 1K33	5322 116	53512
R 0427	MRS25 1% 100E	5322 116	53126
R 0501	MRS25 1% 909E	4822 116	53533
R 0502	MRS25 1% 909E	4822 116	53533
R 0503	MRS25 1% 511E	5322 116	53135
R 0504	MRS25 1% 511E	5322 116	53135
R 0506	MRS25 1% 750E	5322 116	53265
R 0507	MRS25 1% 1K62	5322 116	53257
R 0508	MRS25 1% 909E	4822 116	53533
R 0509	MRS25 1% 909E	4822 116	53533
R 0510	MRS25 1% 511E MRS25 1% 511E MRS25 1% 750E MRS25 1% 1K MRS25 1% 1K96	5322 116	53135
R 0511		5322 116	53135
R 0512		5322 116	53265
R 0513		4822 116	53108
R 0514		5322 116	53237
R 0515	MRS25 1% 2K37	5322 116	53536
R 0516	MRS25 1% 5K11	5322 116	53494
R 0517	MRS25 1% 10E	4822 116	52891
R 0518	MRS25 1% 10E	4822 116	52891
R 0519	MRS25 1% 10E	4822 116	52891
R 0521	MRS25 1% 287E MRS25 1% 1K MRS25 1% 10K MRS25 1% 1K MRS25 1% 1K	5322 116	53221
R 0522		4822 116	53108
R 0523		4822 116	53022
R 0524		4822 116	53108
R 0525		4822 116	53108
R 0526	MRS25 1% 10K	4822 116	53022
R 0527	MRS25 1% 1K	4822 116	53108
R 0528	MRS25 1% 287E	5322 116	53221
R 0531	MRS25 1% 2K15	5322 116	53239
R 0532	MRS25 1% 10E	4822 116	52891
R 0533	MRS25 1% 10E MRS25 1% 42E2 MRS25 1% 422E MRS25 1% 42E2 MRS25 1% 51E1	4822 116	52891
R 0534		5322 116	53515
R 0536		5322 116	53592
R 0537		5322 116	53515
R 0538		5322 116	53213

POSNR	DESCRIPTION	ORDERING CODE
R 0539	MRS25 1% 422E	5322 116 53592
R 0541	MRS25 1% 10K	4822 116 53022
R 0543	MRS25 1% 316K	4822 116 53058
R 0545	MRS25 1% 2K87	5322 116 53513
R 0546	MRS25 1% 2K87	5322 116 53513
R 0548 R 0549 R 0551 R 0554 R 0555	MRS25 1% 10E MRS25 1% 10K MRS25 1% 10K MRS25 1% 100E MRS25 1% 31K6	4822 116 52891 4822 116 53022 4822 116 53022 5322 116 53126 5322 116 53262
R 0556	MRS25 1% 12K1	4822 116 52957
R 0557	MRS25 1% 1K1	5322 116 53473
R 0558	MRS25 1% 10K	4822 116 53022
R 0559	MRS25 1% 31K6	5322 116 53262
R 0560	MRS25 1% 100E	5322 116 53126
R 0561	MRS25 1% 10K	4822 116 53022
R 0562	MRS25 1% 10K	4822 116 53022
R 0563	MRS25 1% 31K6	5322 116 53262
R 0564	MRS25 1% 2K15	5322 116 53239
R 0565	MRS25 1% 5K11	5322 116 53494
R 0566	MRS25 1% 1K	4822 116 53108
R 0568	MRS25 1% 4K64	5322 116 53212
R 0569	MRS25 1% 42E2	5322 116 53515
R 0570	MRS25 1% 19K6	5322 116 53258
R 0571	MRS25 1% 3K83	4822 116 53079
R 0572	MRS25 1% 8K25	5322 116 53267
R 0573	MRS25 1% 3K48	4822 116 53315
R 0574	MRS25 1% 1K78	5322 116 53208
R 0575	MRS25 1% 10K	4822 116 53022
R 0576	MRS25 1% 5K11	5322 116 53494
R 0577	MRS25 1% 5K11	5322 116 53494
R 0578	MRS25 1% 10K	4822 116 53022
R 0579	MRS25 1% 10E	4822 116 52891
R 0580	MRS25 1% 19K6	5322 116 53258
R 0581	MRS25 1% 10E	4822 116 52891
R 0582 R 0583 R 0584 R 0585 R 0586	MRS25 1% 1K21 MRS25 1% 10E MRS25 1% 100E MRS25 1% 10K MRS25 1% 10K	4822 116 52956 4822 116 52891 5322 116 53126 4822 116 53022 4822 116 53022
R 0587	MRS25 1% 26K1	5322 116 53261
R 0588	MRS25 1% 7K5	4822 116 53028
R 0589	MRS25 1% 15K4	5322 116 53234
R 0591	MRS25 1% 46K4	5322 116 53314
R 0592	MRS25 1% 46K4	5322 116 53314
R 0593	MRS25 1% 5K11	5322 116 53494
R 0594	MRS25 1% 3K16	4822 116 53021
R 0595	MRS25 1% 10E	4822 116 52891
R 0596	MRS25 1% 10K	4822 116 53022
R 0598	MRS25 1% 51E1	5322 116 53213
R 0599	MRS25 1% 511E	5322 116 53135
R 0600	MRS25 1% 100K	4822 116 52973
R 0601	MRS25 1% 10K	4822 116 53022
R 0602	MRS25 1% 5K62	5322 116 53495
R 0602	MRS25 1% 11K	4822 116 52907
R 0603	MRS25 1% 10K	4822 116 53022
R 0603	MRS25 1% 261E	5322 116 53549
R 0604	MRS25 1% 10K	4822 116 53022
R 0604	MRS25 1% 10K	4822 116 53022
R 0605	MRS25 1% 100K	4822 116 52973

POS	SNR	DESCRIP	TIO	N		(	DRDE	RING	CO:	DE
R C R C	0605 0606 0607 0607 0608	MRS25 MRS25 MRS25 MRS25 MRS25	1% 1% 1% 1% 1%	11 16K 2K1 511 2K1	.5 .E	E	822 5322 5322 5322 5322	116 116 116 116 116	53! 53! 53!	907 589 239 135 239
R C R C	0608 0609 0609 0610	MRS25 MRS25 MRS25 MRS25 MRS25	1% 1% 1% 1% 1%	511	.5 .E .K	4	322 322 322 322 822 322	116 116 116 116 116		22
R 0 R 0	0611 0612 0612 0613	MRS25 MRS25 MRS25 MRS25 MRS25 MRS25	1% 1% 1% 1% 1%	511 422 2K1 422 7K	E 5 E	555	322 322 322 322 822	116 116 116 116 116	531 532 532 532 532	592 239 592
R 0 R 0	0614 0614 0615 0616	MRS25 MRS25 MRS25 MRS25 MRS25	1% 1% 1% 1% 1%	10 10 1K4 75 12K	K 7 E	5 5	822 822 322 322 322 822	116 116 116 116 116	530 530 531 533 529	)22 .85 39
R 0 R 0	0617 0618 0619 0621	MRS25 MRS25 MRS25 MRS25 MRS25	1% 1% 1% 1% 1%	75 10 2K1 51E 5E1	K 5 1	4 5 5	322 822 322 322 322 822	116 116 116 116 116	533 530 532 532 529	22 239 213
R 0 R 0	1622 1622 1623 1624 1624	MRS25 MRS25 MRS25 MRS25 MRS25	1% 1% 1% 1% 1%	1K6 5E1 1K6 178 5E1	1 2 K	4 5 5	322 822 322 322 322 822	116 116 116 116 116	532 529 532 535 529	99 257 555
R O R O	1626 1627 1627 1628 1628	MRS25 MRS25 MRS25 MRS25 MRS25	1% 1% 1% 1% 1%	26K 17K 5E1 1 5E1	8 1 M	5 4 4	322 322 822 822 822 822	116 116 116 116 116	532 532 529 528 529	35 99 43
R OR O	1629 1629 1631 1633 1634	MRS25 MRS25 MRS25 MRS25 MRS25	1% 1% 1% 1% 1%	2K1 5E1 12K 1 2K1	1 1 M	444	322 822 822 822 822 322	116 116 116 116 116	532 529 529 528 532	99 157 143
R 0 R 0 R 0	1636 1637 1638 1639 1641	MRS25 MRS25 MRS25 MRS25 MRS25	1% 1% 1% 1% 1%	51K 16K 511 511 12K	2 E E	5 5 5	822 322 322 322 322 822	116 116 116 116 116	531 535 531 531 529	35 35
R OR	1642 1643 1644 1646 1647	MRS25 MRS25 MRS25 MRS25 MRS25	1% 1% 1% 1% 1%	422 422 16K 5K6 1K7	E 2 2	5 5 5	322 322 322 322 322	116 116 116 116 116	535 535 535 537 532	92 89 95
ROR	0648 0649 0651 0652 0653	MRS25 MRS25 MRS25 MRS25 MRS25	1% 1% 1% 1% 1%	6K8 51K 16K 511 511	1 2 E	4 5 5	322 822 322 322 322	116 116 116 116 116	532 531 535 531 531	21 89 35
R C R C	0654 0656 0657 0658 0659	MRS25 MRS25 MRS25 MRS25 MRS25	1% 1% 1% 1% 1%	422 422 16K 51K 5K6	E 2 1	5 5 4	322 322 322 822 322	116 116 116 116 116	535 535 535 537	92 89 21

POSNR	DESCRIPTION	ORDERING CODE
R 0661 R 0662 R 0663 R 0666 R 0669	MRS25 1% 1K78 MRS25 1% 6K81 MRS25 1% 51K1 MRS25 1% 51E1 MRS25 1% 1K62	5322 116 53208 5322 116 53252 4822 116 53121 5322 116 53213 5322 116 53257
R 0671 R 0681 R 0682 R 0701 R 0702	MRS25 1% 1K62 MRS25 1% 5E11 MRS25 1% 5E11 MCR18 1% 4K7 MCR18 1% 47E	5322 116 53257 4822 116 52999 4822 116 52999 5322 111 90111 4822 111 90217
R 0703 R 0704 R 0706 R 0707 R 0708	MCR18 1% 100E MCR18 1% 10K MCR18 1% 180E MCR18 1% 47E MCR18 1% 4K7	5322 111 91134 4822 111 90249 5322 111 90242 4822 111 90217 5322 111 90111
R 0709 R 0711 R 0712 R 0713 R 0714	MCR18 1% 330E MCR18 1% 470E MCR18 1% 3K3 MCR18 1% 470E MCR18 1% 330E	5322 111 90106 5322 111 90109 4822 111 90157 5322 111 90109 5322 111 90106
R 0715 R 0716 R 0717 R 0718 R 0719	MCR18 1% 100E MCR18 1% 750E MCR18 1% 10K MCR18 1% 10K MCR18 1% 750E	5322 111 91134 5322 111 91539 4822 111 90249 4822 111 90249 5322 111 91539
R 0720 R 0721 R 0722 R 0723 R 0724	MCR18 1% 220E MCR18 1% 10K MCR18 1% 3K9 MCR18 1% 15K MCR18 1% 10K	4822 111 90178 4822 111 90249 5322 111 91135 4822 111 90196 4822 111 90249
R 0725 R 0726 R 0727 R 0728 R 0729	MCR18 1% 1K MCR18 1% 22K MCR18 1% 27K MCR18 1% 10K MCR18 1% 22K	5322 111 90092 5322 111 91349 4822 111 90542 4822 111 90249 5322 111 91349
R 0731 R 0732 R 0733 R 0734 R 0735	MCR18 1% 6K8 MCR18 1% 27K MCR18 1% 100E MCR18 1% 1K2 MCR18 1% 100E	4822 111 90544 4822 111 90542 5322 111 91134 5322 111 90096 5322 111 91134
R 0736 R 0737 R 0738 R 0739 R 0741	MCR18 1% 1K MCR18 1% 3K9 MCR18 1% 15K MCR18 1% 27K MCR18 1% 3K3	5322 111 90092 5322 111 91135 4822 111 90196 4822 111 90542 4822 111 90157
R 0742 R 0743 R 0744 R 0746 R 0747	MCR18 1% 15K MCR18 1% 1K MCR18 1% 3K9 MCR18 1% 10K MCR18 1% 270E	4822 111 90196 5322 111 90092 5322 111 91135 4822 111 90249 4822 111 90154
R 0748 R 0749 R 0751 R 0752 R 0753	MCR18 1% 270E MCR18 1% 330E MCR18 1% 10K MCR18 1% 68K MCR18 1% 4K7	4822 111 90154 5322 111 90106 4822 111 90249 4822 111 90202 5322 111 90111
R 0754 R 0755 R 0756 R 0760 R 0761	MCR18 1% 10K MCR18 1% 3K3 MCR18 1% 10K MCR18 1% 1K MCR18 1% 6K8	4822 111 90249 4822 111 90157 4822 111 90249 5322 111 90092 4822 111 90544

POSNR	DESCRIPTIO	N	ORDERING	CODE
R 0762 R 0763 R 0764 R 0765 R 0766	MCR18 1% MCR18 1% MCR18 1% MCR18 1% MCR18 1%	100E 1K2 1K	4822 111 5322 111 5322 111 5322 111 5322 111	90542 91134 90096 90092 91134
R 0767 R 0768 R 0769 R 0770 R 0771	MCR18 1% MCR18 1% MCR18 1% MCR18 1% MCR18 1%	15K 27K 1K	5322 111 4822 111 4822 111 5322 111 4822 111	90542
R 0772 R 0773 R 0774 R 0776 R 0777	MCR18 1% MCR18 1% MCR18 1% MCR18 1% MCR18 1%	1K 3K9 10K	4822 111 5322 111 5322 111 4822 111 4822 111	90196 90092 91135 90249 90154
R 0778 R 0779 R 0781 R 0782 R 0783	MCR18 1% MCR18 1% MCR18 1% MCR18 1% MCR18 1%	330E 10K 68K	4822 111 5322 111 4822 111 4822 111 5322 111	90154 90106 90249 90202 90111
R 0784 R 0785 R 0786 R 0791 R 0792	MCR18 1% MCR18 1% MCR18 1% MCR18 1% MCR18 1%	3K3 10K 10E	4822 111 4822 111 4822 111 5322 111 5322 111	90249 90157 90249 90095 90095
R 0793 R 0794 R 0801 R 0802 R 0804	MCR18 1% MCR18 1% MRS25 1% MRS25 1% MRS25 1%	10E 10E 100E	5322 111 5322 111 4822 116 5322 116 5322 116	90095 90095 52891 53126 53591
R 0805 R 0806 R 0807 R 0809 R 0810	MRS25 1% MRS25 1% MRS25 1% MRS25 1% MRS25 1%	10E 100E 348E	5322 116 4822 116 5322 116 5322 116 5322 116	53591 52891 53126 53591 53325
R 0811 R 0812 R 0813 R 0814 R 0815	MRS25 1% MRS25 1% MRS25 1% MRS25 1% MRS25 1%	1K 2K61 100E	5322 116 4822 116 5322 116 5322 116 5322 116	
R 0816 R 0817 R 0819 R 0821 R 0822	MRS25 1% MRS25 1% MRS25 1% MRS25 1% MRS25 1%	10E 100E 162E 162E 10E	4822 116 5322 116 5322 116 5322 116 4822 116	52891 53126 53523 53523 52891
R 0823 R 0825 R 0826 R 0827 R 0828	MRS25 1% MRS25 1% MRS25 1% MRS25 1% MRS25 1%	100E 162E 162E 100E 215E	5322 116 5322 116 5322 116 5322 116 5322 116	53126 53523 53523 53126 53325
R 0829 R 0831 R 0832 R 0834 R 0835	MRS25 1% MRS25 1% MRS25 1% MRS25 1% MRS25 1%	100E	5322 116 4822 116 5322 116 5322 116 5322 116	53325 52891 53126 53591 53591
R 0836 R 0837 R 0839 R 0840 R 0841	MRS25 1% MRS25 1% MRS25 1% MRS25 1% MRS25 1%	348E	4822 116 5322 116 5322 116 5322 116 5322 116	52891 53126 53591 53325 53591

POSN	R	DESCRIP	OIT	1	ORDER	RING	CODE
R 08 R 08 R 08 R 08 R 08	43 44 45	MRS25 MRS25 MRS25 MRS25 MRS25	1% 1% 1% 1% 1%	1K 2K61 100E 237E 10E	4822 5322 5322 5322 4822	116 116 116 116 116	53108 53327 53126 53259 52891
R 08 R 08 R 08 R 08 R 08	49 51 52	MRS25 MRS25 MRS25 MRS25 MRS25	1% 1% 1% 1% 1%	100E 162E 162E 10E 100E	5322 5322 5322 4822 5322	116 116 116 116 116	53126 53523 53523 52891 53126
R 08 R 08 R 08 R 08 R 08	56 57 58	MRS25 MRS25 MRS25 MRS25 MRS25	1% 1% 1% 1% 1%	162E 162E 100E 215E 215E	5322 5322 5322 5322 5322	116 116 116 116 116	53523 53523 53126 53325 53325
R 08 R 08 R 08 R 08 R 08	62 63 64	MRS25 MRS25 MRS25 MRS25 MRS25	1% 1% 1% 1% 1%	5E11 2K15 1K 422E 1K	4822 5322 4822 5322 4822	116 116 116 116 116	52999 53239 53108 53592 53108
R 08 R 08 R 08 R 08 R 08	67 68 69	MRS25 MRS25 MRS25 MRS25 MRS25	1% 1% 1% 1% 1%	51E1 511E 237E 51E1 681E	5322 5322 5322 5322 4822	116 116 116 116 116	53213 53135 53259 53213 53123
R 08 R 08 R 08 R 08 R 08	73 74 75	MRS25 MRS25 MRS25 MRS25 MRS25	1% 1% 1% 1% 1%	5E11 2K15 1K 1K 2K15	4822 5322 4822 4822 5322	116 116 116 116 116	52999 53239 53108 53108 53239
R 08	78 79	MRS25 MRS25 MRS25 MRS25 MRS25	1% 1% 1% 1% 1%	2K15 2K15 2K15 1K 100E	5322 5322 5322 4822 5322	116 116 116 116 116	53239 53239 53239 53108 53126
R 08 R 08 R 08	83 84 85 86 87	MRS25 MRS25 MRS25 MRS25 MRS25	1% 1% 1% 1% 1%	100E 100E 1K 100E 2K61	5322 5322 4822 5322 5322	116 116 116 116 116	53126 53126 53108 53126 53327
R 08 R 08 R 08	88 89 90 91 92	MRS25 MRS25 MRS25 MRS25 0.3W	1% 1% 1% 1% 25%	10K 121E 316E 5K11 10K	4822 4822 5322 5322 4822	116 116 116 116 105	53022 52955 53514 53494 10455
R 08 R 08 R 08	93 94 95 96	MRS25 0.3W MRS25 0.3W MRS25	1% 25% 1% 25% 1%	5K11 10K 17K8 10K 14K7	5322 4822 5322 4822 4822	116 105 116 105 116	53494 10455 53235 10455 53531
R 09 R 09 R 09	98 101 102 103 104	MRS25 MRS25 0.3W MRS25 MRS25	1% 1% 25% 1% 1%	14K7 6K81 10K 1K 4K22	4822 5322 4822 4822 5322	116 116 105 116 116	53531 53252 10455 53108 53246
R 09 R 09 R 09	005 006 008 009	MRS25 MRS25 MRS25 MRS25 MRS25	1% 1% 1% 1% 1%	4K22 4K22 1K 4K22 9K09	5322 5322 4822 5322 5322	116 116 116 116 116	53246 53246 53108 53246 53253

P	OSNR	DESCRI	PTIO	N	ORDE	RING	CODE
R R R R R		MRS25 MRS25 MRS25 MRS25 0.3W	1% 1% 1% 1% 25%	4K22 4K22 6K81	4822 5322 5322 5322 5322	116 116	53108 53246 53246 53252 20034
R R R R R	0918 0919 0921 0922 0924	MRS25 MRS25 MRS25 MRS25 MRS25	1%	4K22 4K22 4K22	4822 5322 5322 5322 5322	116	53108 53246 53246 53246 53494
RRRRR	0925 0926 0927 0929 0931	MRS25 MRS25 MRS25 0.3W MRS25	1% 1% 25%	5K11 2K87 100E 4K7 1K47	5322 5322 5322 5322 5322	116 116 116 105 116	53494 53513 53126 20034 53185
RRRRR	0932 0933 0934 0935 0936	0.3W MRS25 MRS25 MRS25 MRS25			5322 5322 5322 5322 5322	105 116 116 116 116	20034 53235 53494 53494 53494
RRRRR	0937 0939 0941 0942 0944		1% 25% 1% 25% 1%	1K47 4K7	5322 5322 5322 5322 5322	116 105 116 105 116	53126 20034 53185 20034 53494
RRRRR	0945 0946 0947 0953 0954	MRS25 MRS25 MRS25 MRS25 MRS25	1%	5K11 2K87 100E 1K78 5K11	5322 5322 5322 5322 5322	116 116 116 116 116	53494 53513 53126 53208 53494
RRRRR	0955 0956 0957 0958 0961	MRS25 MRS25 MRS25 MRS25 MRS25	1%	5K11 5K11 100E 4K64 121E	5322 5322 5322 5322 5322 4822	116 116 116 116 116	53494 53494 53126 53212 52955
RRRRR	0962 0965 0966 0967 0968	MRS25 MRS25 0.3W MRS25 MRS25	1% 1% 25% 1% 1%	75E 10K 10K 10K 10C	5322 4822 4822 4822 5322	116 116 105 116 116	53339 53022 10455 53022 53126
RRRRR	0969 0970 0971 0972 0973	MRS25 0.3W MRS25 MRS25 MRS25	1% 25% 1% 1% 1%	10K 10K 10K 100E 10K	4822 4822 4822 5322 4822	116 105 116 116 116	53022 10455 53022 53126 53022
RRRRR	0974 0975 0976 0977 0978	MRS25 MRS25	25% 1% 1% 25% 1%	10K 10K 10K 10K 10K	4822 4822 4822 4822 4822 4822	105 116 116 105 116	10455 53022 53022 10455 53022
RRRRR	0981 0983 0984 0985 0986	MRS25 MRS25 MRS25 MRS25 MRS25	1% 1% 1% 1% 1%	17K8 5E11 5E11 5E11 5E11	5322 4822 4822 4822 4822 4822	116 116 116 116 116	53235 52999 52999 52999 52999
RRRRR	0987 0988 0989 0991 0992	MRS25 MRS25 MRS25 MRS25 MRS25	1% 1% 1% 1% 1%	10K 14K7 10K 14K7 1K	4822 4822 4822 4822 4822	116 116 116 116 116	53022 53531 53022 53531 53108

POSNR	DESCRIPTION	ORDERING CODE
R 0993	MRS25 1% 1K	4822 116 53108
R 0996	MRS25 1% 1E	4822 116 52976
R 0997	MRS25 1% 1E	4822 116 52976
R 1001	MRS25 1% 1K	4822 116 53108
R 1002	MRS25 1% 42E2	5322 116 53515
R 1003	MRS25 1% 61E9	5322 116 53645
R 1004	0.25% 10K1	5322 116 53404
R 1006	MRS25 1% 61E9	5322 116 53645
R 1007	0.25% 900K	5322 116 53414
R 1008	MRS25 1% 10K	4822 116 53022
R 1009	MRS25 1% 21K5	5322 116 53241
R 1011	0.25% 111K	5322 116 53409
R 1012	0.25% 750K	5322 116 53588
R 1013	0.25% 1M	5322 116 53398
R 1014	MRS25 1% 10K	4822 116 53022
R 1016 R 1017 R 1018 R 1019 R 1022	0.25% 250K MRS25 1% 10E	5322 116 53241 5322 116 53587 4822 116 52891 5322 116 53415 5322 116 53645
R 1023	VR25 10% 22M	5322 116 51785
R 1024	MRS25 1% 10E	4822 116 52891
R 1026	MRS25 1% 51E1	5322 116 53213
R 1027	VR25 10% 22M	5322 116 51785
R 1028	MRS25 1% 10E	4822 116 52891
R 1029	0.25% 1M	5322 116 53398
R 1031	VR25 10% 22M	5322 116 51785
R 1032	MRS25 1% 10E	4822 116 52891
R 1033	VR25 10% 22M	5322 116 51785
R 1034	MRS25 1% 1M	4822 116 52843
R 1035	MRS25 1% 100E	5322 116 53126
R 1036	0.3W 25% 22K	5322 105 20035
R 1037	MRS25 1% 100K	4822 116 52973
R 1038	VR25 10% 22M	5322 116 51785
R 1039	MRS25 1% 1K96	5322 116 53237
R 1040 R 1041 R 1043 R 1044 R 1045	MRS25 1% 287E MRS25 1% 1K96 MRS25 1% 100E MRS25 1% 825E MRS25 1% 100E	5322 116 53221 5322 116 53237 5322 116 53126 5322 116 53541 5322 116 53126
R 1046	MRS25 1% 511E	5322 116 53135
R 1047	MRS25 1% 2K15	5322 116 53239
R 1048	MRS25 1% 5K11	5322 116 53494
R 1049	MRS25 1% 1K47	5322 116 53185
R 1050	MRS25 1% 100E	5322 116 53126
R 1051	MRS25 1% 681E	4822 116 53123
R 1052	MRS25 1% 1K78	5322 116 53208
R 1053	0.25% 250E	5322 116 53406
R 1054	MRS25 1% 100E	5322 116 53126
R 1055	MRS25 1% 1K78	5322 116 53208
R 1056	0.25% 375E	5322 116 53407
R 1057	0.25% 150E	5322 116 53399
R 1058	0.25% 150E	5322 116 53399
R 1061	MRS25 1% 237E	5322 116 53259
R 1062	MRS25 1% 133E	5322 116 53424
R 1063	MRS25 1% 26K1	5322 116 53261
R 1064	0.3W 25% 10K	4822 105 10455
R 1066	MRS25 1% 16K2	5322 116 53589
R 1067	MRS25 1% 12K1	4822 116 52957
R 1068	MRS25 1% 133E	5322 116 53424

POSNR	DESCRIPTION	ORDERING	CODE
R 1069 R 1071 R 1072 R 1073 R 1074	MRS25 1% 26K1	5322 105 5322 116 4822 105 5322 116 5322 116	20029 53261 10455 53212 53495
R 1076 R 1077 R 1078 R 1079 R 1081	MRS25 1% 31E6	5322 105 5322 116 4822 116 5322 116 5322 116	52957
R 1082 R 1083 R 1084 R 1086 R 1087	MRS25 1% 11K MRS25 1% 82K5	4822 116 4822 116 5322 116 4822 116 4822 116	52907 53581
R 1088 R 1089 R 1091 R 1092 R 1093	MRS25 1% 422E 0.3W 25% 100E	5322 116 5322 116 5322 105 4822 116 5322 116	53592 20029
R 1094 R 1096 R 1097 R 1098 R 1099	MRS25 1% 100E MRS25 1% 100E MRS25 1% 100E MRS25 1% 1K21 MRS25 1% 1K21	5322 116 5322 116 5322 116 4822 116 4822 116	53126 53126
R 1101 R 1102 R 1103 R 1104 R 1106	MRS25 1% 1K MRS25 1% 42E2 MRS25 1% 61E9 0.25% 10K1 MRS25 1% 61E9	4822 116 5322 116 5322 116 5322 116 5322 116	53645
R 1107 R 1108 R 1109 R 1111 R 1112	MRS25 1% 10K	5322 116 4822 116 5322 116 5322 116 5322 116	53022 53241
R 1113 R 1114 R 1116 R 1117 R 1118	MRS25 1% 10K	5322 116	53398 53022 53241 53587 52891
R 1119 R 1122 R 1123 R 1124 R 1126	0.25% 990K MRS25 1% 61E9 VR25 10% 22M MRS25 1% 10E MRS25 1% 51E1	5322 116 5322 116 5322 116 4822 116 5322 116	53415 53645 51785 52891 53213
R 1127 R 1128 R 1129 R 1131 R 1132	VR25 10% 22M MRS25 1% 10E 0.25% 1M VR25 10% 22M MRS25 1% 10E	5322 116 4822 116 5322 116 5322 116 4822 116	51785 52891 53398 51785 52891
R 1133 R 1134 R 1135 R 1136 R 1137	VR25 10% 22M MRS25 1% 1M MRS25 1% 100E 0.3W 25% 22K MRS25 1% 100K	5322 116 4822 116 5322 116 5322 105 4822 116	51785 52843 53126 20035 52973
R 1138 R 1139 R 1140 R 1141 R 1143	VR25 10% 22M MRS25 1% 1K96 MRS25 1% 287E MRS25 1% 1K96 MRS25 1% 100E	5322 116 5322 116 5322 116 5322 116 5322 116	51785 53237 53221 53237 53126

POSNR	DESCRIPTION		ORDERING	CODE
R 1144 R 1145 R 1146 R 1147 R 1148	MRS25 1% 82 MRS25 1% 10 MRS25 1% 51 MRS25 1% 2K MRS25 1% 5K	1E 15	5322 116 5322 116 5322 116 5322 116 5322 116	53135 53239
R 1149 R 1150 R 1151 R 1152 R 1153	MRS25 1% 1K MRS25 1% 10 MRS25 1% 68 MRS25 1% 1K 0.25% 25	0E 1E 78	5322 116 5322 116 4822 116 5322 116 5322 116	53123 53208
R 1154 R 1155 R 1156 R 1157 R 1158	MRS25 1% 10 MRS25 1% 1K 0.25% 37 0.25% 15 0.25% 15	78 5E 0E	5322 116 5322 116 5322 116 5322 116 5322 116	53407
R 1161 R 1162 R 1163 R 1164 R 1166	MRS25 1% 23 MRS25 1% 13 MRS25 1% 26 0.3W 25% 1 MRS25 1% 16	3E K1 OK	5322 116 5322 116 5322 116 4822 105 5322 116	53261 10455
R 1167 R 1168 R 1169 R 1171 R 1172	MRS25 1% 12 MRS25 1% 13 0.3W 25% 10 MRS25 1% 26 0.3W 25% 1	3E 0E	4822 116 5322 116 5322 105 5322 116 4822 105	20029 53261
R 1173 R 1174 R 1176 R 1177 R 1178	MRS25 1% 4K MRS25 1% 5K 0.3W 25% 10 MRS25 1% 31 MRS25 1% 12	62 0E E6	5322 116 5322 116 5322 105 5322 116 4822 116	20029 54964
R 1179 R 1181 R 1182 R 1183 R 1184		1 E 0 K 1 K	5322 116 5322 116 4822 116 4822 116 5322 116	53135 52973 52907
R 1186 R 1187 R 1188 R 1189 R 1191	MRS25 1% 10 MRS25 1% 10 MRS25 1% 42	0 E 1 M	4822 116 4822 116 5322 116 5322 116 5322 105	52843 53126 53592
R 1192 R 1193 R 1194 R 1196 R 1197	MRS25 1% 42 MRS25 1% 10 MRS25 1% 10	0E 22E 10E 10E	4822 116 5322 116 5322 116 5322 116 5322 116	53592 53126 53126
R 1198 R 1199 R 1201 R 1202 R 1203	MRS25 1% 18 MRS25 1%	(21 (21 1K LE9 1M	4822 116 4822 116 4822 116 5322 116 5322 116	52956 53108 53645
R 1204 R 1206 R 1207 R 1208 R 1209	MRS25 1% 16 MRS25 1% 10	22M (96 )0E 25E 1M	5322 116 5322 116 5322 116 5322 116 4822 116	53237 53126 53541
R 1211 R 1213 R 1217 R 1218 R 1219	MRS25 1% 0.3W 25% 2 MRS25 1% 18	00E 1M 22K 00K (47	5322 116 4822 116 5322 10 4822 116 5322 116	52843 520035 52973

P	OSNR	DESCRI	PTION			ORDE	RING	CODE
R R R R R R	1221 1222 1223 1224 1226	MRS25 MRS25 MRS25 MRS25 MRS25	1% 68 1% 21 1% 11 1% 1% 51	K87 K33 1K		4822 5322 5322 4822 5322	116 116 116	53108
RRRRR	1227 1228 1229 1231 1232	MRS25 MRS25 MRS25 MRS25 MRS25		50E		5322 5322 5322 5322 4822	116 116 116	53265 53265
RRRRR	1233 1234 1236 1237 1238	MRS25 MRS25 MRS25 MRS25 MRS25	1% 16 1% 28	48E 00E 62E (61 00E		5322 5322 5322 5322 5322	116 116 116	53327
RRRRR	1239 1401 1402 1403 1404	MRS25 MRS25 MRS25 MRS25 MRS25	1% 58 1% 58 1% 58 1% 58	E11 E11	1	4822 4822 4822 4822 4822	116 116	53028 52999 52999 52999 52999
R R R R R	1421 1422 1423 1424 1441	MRS25 MRS25 MRS25 MRS25 MRS25		E11	1	4822 4822 4822 4822 5322	116 116 116	52999 52999 52999 52999 53126
R R R R R	1442 1443 2001 2002 2003	MRS25 MRS25 MRS25 MRS25 MRS25	1% 1	11	1	4822 4822 4822 4822 5322	116 116	52999 52999 52891 52891 53213
RRRRR	2004 2101 2102 2103 2104	MRS25 MRS25 MRS25 MRS25 MRS25	1% 1		6 1	5322 4822 4822 5322 5322	116 116 116	53213 52891 52891 53213 53213
R R R R R R	2201 2202 2203 2204 2205	MRS25 MRS25 MRS25 MRS25 MRS25	1% 7 1% 12 1% 21 1% 1 1% 2	2K1 .5K .0K	1	4822	116 116 116 116 116	53022
R R R R R	2206 2207 2208 2209 2210	MRS25 MRS25 MRS25 MRS25 MRS25	1% 12 1% 21 1% 1	75K 2K1 .5K .0K (15	1	5322 4822 5322 4822 5322	116 116 116 116 116	53266 52957 53425 53022 53239
RRRRR	2211 2212 2213 2214 2215	MRS25 0.3W MRS25 MRS25 MRS25	25% 1 1% 23 1% 1	(62 .0K 5K7 .0K (15	1	5322 4822 5322 4822 5322	116 105 116 116 116	53495 10455 53537 53022 53239
RRRRR	2216 2222 2225 2230 2231	MRS25 MRS25 MRS25 MRS25 MRS25	1% 1% 1% 23 1% 14	62 (96 6K7 67E 22E	1	5322 5322 5322 5322 5322	116 116 116 116 116	53495 53237 53537 53569 53592
R R R R R R	2232 2234 2236 2237 2239	MRS25 MRS25 MRS25 MRS25 MRS25	1% 42 1% 68 1% 38	3E 2E2 31E 33E 38E	1	5322 5322 4822 5322 5322	116 116 116 116 116	53332 53515 53123 53332 53591

POSNR	DESCRIPTIO	N	ORDER	RING	CODE
R 2241	MRS25 1%	1K	4822	116	53108
R 2242	MRS25 1%	383E	5322	116	53332
R 2243	MRS25 1%	681E	4822	116	53123
R 2244	MRS25 1%	42E2	5322	116	53515
R 2246	MRS25 1%	422E	5322	116	53592
R 2247	MRS25 1%	383E	5322	116	53332
R 2251	MRS25 1%	75E	5322	116	53339
R 2252	MRS25 1%	750E	5322	116	53265
R 2253	MRS25 1%	750E	5322	116	53265
R 2254	MRS25 1%	75E	5322	116	53339
R 2255	MRS25 1%	287E	5322	116	53221
R 2301	MRS25 1%	19K6	5322	116	53258
R 2302	MRS25 1%	19K6	5322	116	53258
R 2303	MRS25 1%	5K62	5322	116	53495
R 2304	MRS25 1%	5K62	5322	116	53495
R 2311	MRS25 1%	2K87	5322	116	53513
R 2317	MRS25 1%	681E	4822	116	53123
R 2318	MRS25 1%	681E	4822	116	53123
R 2319	MRS25 1%	5E11	4822	116	52999
R 2324	MRS25 1%	5K62	5322	116	53495
R 2325	MRS25 1%	5K62	5322	116	53495
R 2326	MRS25 1%	2K87	5322	116	53513
R 2327	MRS25 1%	3K83	4822	116	53079
R 2328	MRS25 1%	2K87	5322	116	53513
R 2329	MRS25 1%	825E	5322	116	53541
R 2330	0.3W 25%	10K	4822	105	10455
R 2333	MRS25 1%	5K62	5322	116	53495
R 2334	MRS25 1%	5K62	5322	116	53495
R 2335	MRS25 1%	10K	4822	116	53022
R 2336	MRS25 1%	31E6	5322	116	54964
R 2337 R 2338 R 2339 R 2341 R 2342	MRS25 1% MRS25 1% MRS25 1% MRS25 1% MRS25 1%	2K61 237E	5322 5322 5322 5322 5322	116 116 116 116 116	53523 53327 53259 54964 53523
R 2344 R 2345 R 2346 R 2348 R 2350		100E	5322 5322 4822 5322 5322	116 116 116 116 116	53135 53126 53123 53267 53246
R 2351	MRS25 1%	562E	5322	116	53214
R 2352	MRS25 1%	825E	5322	116	53541
R 2357	MRS25 1%	681E	4822	116	53123
R 2358	MRS25 1%	511E	5322	116	53135
R 2360	MRS25 1%	100E	5322	116	53126
R 2361	MRS25 1%	4K22	5322	116	53246
R 2365	MRS25 1%	23K7	5322	116	53537
R 2366	MRS25 1%	10K	4822	116	53022
R 2367	MRS25 1%	16K2	5322	116	53589
R 2369	MRS25 1%	82K5	5322	116	53581
R 2371	MRS25 1%	422E	5322	116	53592
R 2372	MRS25 1%	511E	5322	116	53135
R 2373	MRS25 1%	90K9	5322	116	53582
R 2374	MRS25 1%	511E	5322	116	53135
R 2375	MRS25 1%	23K7	5322	116	53537
R 2376	VR25 10%	22M	5322	116	51785
R 2377	VR25 10%	22M	5322	116	51785
R 2378	VR25 10%	22M	5322	116	51785
R 2379	VR25 10%	22M	5322	116	51785
R 2380	MRS25 1%	750E	5322	116	53265

POSNR	DESCRIPTION	N	ORDERING	CODE
R 2381 R 2382 R 2383 R 2384 R 2386	MRS25 1% MRS25 1% MRS25 1% MRS25 1% MRS25 1%	2K61 1K	5322 116 5322 116 4822 116 5322 116 4822 116	53327 53327 53108 53265 53108
R 2387 R 2388 R 2389 R 2391 R 2393	MRS25 1% MRS25 1% MRS25 1% MRS25 1% MRS25 1%	1K 1K 42E2	5322 116 4822 116 4822 116 5322 116 4822 116	53108
R 2394 R 2395 R 2396 R 2397 R 2398	0.3W 25%	3K48 42E2	5322 116 5322 105 4822 116 5322 116 5322 116	53126 20031 53315 53515 53259
R 2403 R 2404 R 2406 R 2407 R 2408		1K33 1K62	5322 116 5322 116 5322 116 5322 105 5322 116	53512
R 2409 R 2410 R 2411 R 2412 R 2416	MRS25 1% 0.3W 25% MRS25 1% MRS25 1% MRS25 1%	1K62 1K 42E2 1K33 1K	5322 116 5322 105 5322 116 5322 116 4822 116	53257 20032 53515 53512 53108
R 2418 R 2419 R 2420 R 2421 R 2422	MRS25 1% MRS25 1% MRS25 1% MRS25 1% MRS25 1%	4K22 1K1 909E 4K22 1K	5322 116 5322 116 4822 116 5322 116 4822 116	53246 53473 53533 53246 53108
R 2430 R 2431 R 2432 R 2433 R 2434	MRS25 1% MRS25 1% MRS25 1% MRS25 1% MRS25 1%	100K 100K 100K 100K 10K	4822 116 4822 116 4822 116 4822 116 4822 116	52973 52973 52973 52973 53022
R 2435 R 2601 R 2602 R 2603 R 2604	MRS25 1% MRS25 1% MRS25 1% MRS25 1% MRS25 1%	10K 3K48 5E11 5K11 5K11	4822 116 4822 116 4822 116 5322 116 5322 116	53022 53315 52999 53494 53494
R 2605 R 2606 R 2610 R 2611 R 2621	MRS25 1% MRS25 1% MRS25 1% MRS25 1% MRS25 1%	12K1 1E 10K 1K 422E	4822 116 4822 116 4822 116 4822 116 5322 116	52957 52976 53022 53108 53592
R 2622 R 2623 R 2624 R 2625 R 2626	MRS25 1% MRS25 1% MRS25 1% MRS25 1% MRS25 1%		4822 116 5322 116 4822 116 4822 116 5322 116	53123 53473 53315 53123 53252
R 2627 R 2628 R 2629 R 2631 R 2632	MRS25 1% MRS25 1% MRS25 1% MRS25 1% MRS25 1%	2K37 10K 10K	5322 116 5322 116 4822 116 4822 116 5322 116	53221 53536 53022 53022 53332
R 2635 R 2701 R 2702 R 2704 R 2712	MRS25 1% MRS25 1% MRS25 1% MRS25 1% MRS25 1%	1E 31E6 5E11	4822 116 4822 116 5322 116 4822 116 4822 116	52976 54964 52999

POSNR	DESCRIPTION	ORDERING O	CODE
R 2713 R 2714 R 2721 R 2722 R 2723	MRS25 1% 5E11 MRS25 1% 5E11 MRS25 1% 5E11 MRS25 1% 5E11 MRS25 1% 5E11	4822 116 5 4822 116 5 4822 116 5	52999 52999 52999 52999 52999
R 2724 R 2740 R 2741 R 2742 R 3001	MRS25 1% 5E11 MRS25 1% 5E11 MRS25 1% 31E6 MRS25 1% 5E11 MRS25 1% 147E	4822 116 5 5322 116 5 4822 116 5	52999 52999 54964 52999 53569
R 3002 R 3003 R 3004 R 3006 R 3007	MRS25 1% 316E MRS25 1% 1K47 MRS25 1% 422E MRS25 1% 2K37 0.3W 25% 2K2	5322 116 5 5322 116 5 5322 116 5	53514 53185 53592 53536 20033
R 3008 R 3009 R 3011 R 3012 R 3013	MRS25 1% 121E MRS25 1% 3K83 MRS25 1% 121E MRS25 1% 316E 0.3W 25% 10K	4822 116 5322 116 5	52955 53079 52955 53514 10455
R 3014 R 3015 R 3016 R 3017 R 3018	MRS25 1% 1K21 MRS25 1% 316E MRS25 1% 2K37 0.3W 25% 22K MRS25 1% 8K25	5322 116 5322 116 5322 105 2	52956 53514 53536 20035 53267
R 3020 R 3021 R 3022 R 3023 R 3024	MRS25 1% 10E MRS25 1% 464E MRS25 1% 750E MRS25 1% 348E MRS25 1% 750E	5322 116 5322 116 5322 116	52891 53232 53265 53591 53265
R 3025 R 3026 R 3027 R 3028 R 3029	MRS25 1% 10E MRS25 1% 464E MRS25 1% 42E2 MRS25 1% 42E2 MRS25 1% 681E	5322 116 5322 116 5322 116	52891 53232 53515 53515 53123
R 3031 R 3032 R 3033 R 3034 R 3036	MRS25 1% 511E MRS25 1% 31E6 MRS25 1% 100E MRS25 1% 162E 0.3W 25% 100E	5322 116 : 5322 116 : 5322 116 :	53135 54964 53126 53523 20029
R 3037 R 3038 R 3039 R 3041 R 3042	MRS25 1% 100E 0.3W 25% 470E MRS25 1% 42E2 MRS25 1% 316E MR52 1% 1K33		53126 20028 53515 53514 52164
R 3043 R 3044 R 3046 R 3047 R 3048	MR52 1% 1K33 MR52 1% 1K33 MR52 1% 1K33 MRS25 1% 42E2 MRS25 1% 42E2	5322 116 5322 116 5322 116 5322 116 5322 116	52164 52164 52164 53515 53515
R 3049 R 3050 R 3051 R 3052 R 3100	MRS25 1% 100K MRS25 1% 42E2 MRS25 1% 100K MRS25 1% 42E2 MRS25 1% 42E2	4822 116 5322 116 4822 116 5322 116 5322 116	52973 53515 52973 53515 53515
R 3101 R 3102 R 3103 R 3104 R 3106	MRS25 1% 5K62 MRS25 1% 562E MRS25 1% 1K21 MRS25 1% 6K81 MRS25 1% 42E2	5322 116 5322 116 4822 116 5322 116 5322 116	53495 53214 52956 53252 53515

POSNR	DESCRIPTION	ORDERING	CODE
R 3107 R 3108 R 3109 R 3110 R 3111	MRS25 1% 2K87 MRS25 1% 825E MRS25 1% 6K19 MRS25 1% 42E2 MRS25 1% 42E2	5322 116 5322 116 5322 116	53513 53541 53263 53515 53515
R 3112 R 3113 R 3114 R 3115 R 3116	MRS25 1% 7K5 MRS25 1% 1K21 MRS25 1% 5K62 MRS25 1% 42E2 MRS25 1% 562E	4822 116 5322 116 5322 116	53028 52956 53495 53515 53214
R 3117 R 3118 R 3119 R 3120 R 3121	MRS25 1% 4K64 0.3W 25% 1K MRS25 1% 4K64 MRS25 1% 42E2 MRS25 1% 46K4	5322 105 5322 116 5322 116	53212 20032 53212 53515 53314
R 3122 R 3124 R 3125 R 3126 R 3127	MRS25 1% 6K81 MRS25 1% 619E MRS25 1% 42E2 MRS25 1% 14K7 MRS25 1% 1K33	5322 116 5322 116 4822 116	53252 53337 53515 53531 53512
R 3128 R 3129 R 3130 R 3131 R 3132	MRS25 1% 825E MRS25 1% 1K1 MRS25 1% 42E2 MRS25 1% 1K33 MRS25 1% 825E	5322 116 5322 116 5322 116	53541 53473 53515 53512 53541
R 3133 R 3134 R 3136 R 3137 R 3138	MRS25 1% 6K19 MRS25 1% 14Ř7 MRS25 1% 1K MRS25 1% 46K4 MRS25 1% 6K81	4822 116 4822 116 5322 116	53263 53531 53108 53314 53252
R 3139 R 3141 R 3142 R 3143 R 3144	MRS25 1% 619E MRS25 1% 316E MRS25 1% 316E MRS25 1% 10E MRS25 1% 10E	5322 116 . 5322 116 . 4822 116 .	53337 53514 53514 52891 52891
R 3146 R 3147 R 3148 R 3200 R 3201	MRS25 1% 316E 0.5W 10% 3K3 MRS25 1% 9K09 MRS25 1% 8K25 MRS25 1% 1K21	5322 116 5322 116 5322 116	53514 30234 53253 53267 52956
R 3202 R 3203 R 3204 R 3205 R 3206	MRS25 1% 100E MRS25 1% 16K2 MRS25 1% 562E MRS25 1% 4K64 MRS25 1% 4K64	5322 116 5322 116 5322 116	53126 53589 53214 53212 53212
R 3207 R 3208 R 3209 R 3210 R 3211	MRS25 1% 82K5 MRS25 1% 7K5 MRS25 1% 1K MRS25 1% 42E2 MRS25 1% 10K	4822 116 1 4822 116 1 5322 116 1	53581 53028 53108 53515 53022
R 3212 R 3213 R 3214 R 3215 R 3216	MRS25 1% 1K47 MRS25 1% 23K7 MRS25 1% 51K1 MRS25 1% 4K64 MRS25 1% 178K	5322 116 1 4822 116 1 5322 116	53185 53537 53121 53212 53555
R 3217 R 3218 R 3219 R 3221 R 3222	MRS25 1% 511E MRS25 1% 51K1 MRS25 1% 1M MRS25 1% 100E MRS25 1% 100K	4822 116 1 4822 116 1 5322 116 1	53135 53121 52843 53126 52973

POSNR	DESCRIPTIO	N	ORDERING	CODE
R 3223 R 3224 R 3226 R 3250 R 3251	MRS25 1%	100E	4822 116 5322 116 5322 116 5322 116 4822 116	53536 53126 53536
R 3253 R 3254 R 3256 R 3257 R 3258	MRS25 1% MRS25 1% MRS25 1% MRS25 1% VR25 5%	75K 1K 178K 825K 3M3	5322 116 4822 116 5322 116 5322 116 4822 110	53108 53555 53341
R 3259 R 3261 R 3262 R 3263 R 3267 R 3268	VR25 5% VR25 5% VR25 5% VR25 5% VR25 5% MRS25 1%	3M3 3M3 7M5 3M3 47K 681K	4822 110 4822 110 5322 116 4822 110 5322 105 5322 116	72201 60131 72201 20037
R 3269 R 3270 R 3271 R 3301 R 3302		23K7 14K7	5322 116 5322 116 4822 116 4822 116 4822 116	53537 53531 52891
R 3303 R 3304 R 3306 R 3308 R 3309	MRS25 1% MRS25 1%	5E11 2K87 10E	4822 116 4822 116 5322 116 4822 116 4822 116	52999 53513 52891
R 3311 R 3312 R 3313 R 4000 R 4001	MRS25 1%	5E11 10E 51E1	4822 116 4822 116 4822 116 5322 116 5322 116	52999 52891 53213
R 4002 R 4003 R 4004 R 4005 R 4006		511E 6K19 100E	5322 116 5322 116 5322 116 5322 116 5322 116	53135 53263 53126
R 4007 R 4008 R 4009 R 4010 R 4011	MRS25 1% MRS25 1% 0.3W 25% MRS25 1% MRS25 1%		5322 116 5322 116 5322 105 5322 116 5322 116	53126 20032 53135
R 4012 R 4013 R 4014 R 4015 R 4016	MRS25 1% MRS25 1% MRS25 1% MRS25 1% MRS25 1%	1M 5K11 1K	5322 116 4822 116 5322 116 4822 116 5322 116	52843 53494 53108
R 4017 R 4018 R 4019 R 4020 R 4021	MRS25 1% MRS25 1% MRS25 1% MRS25 1% MRS25 1%	5K11 681K 1K62	5322 116 5322 116 5322 116 5322 116 4822 116	5 53494 5 53593 5 53257
R 4022 R 4023 R 4024 R 4025 R 4026	MRS25 1% MRS25 1% MRS25 1% MRS25 1% MRS25 1%	12K1 1K 1K	5322 116 4822 116 4822 116 4822 116 5322 116	5 52957 5 53108 5 53108
R 4027 R 4051 R 4052 R 4101 R 4102	MRS25 1% MRS25 1% MRS25 1% MRS25 1% MRS25 1%	10K 10K 100K	5322 116 4822 116 4822 116 4822 116 5322 116	53022 53022 52973

POSNR	DESCRIPTION	N	ORDERING	CODE
R 4103 R 4104 R 4106 R 4107 R 4108	MRS25 1% MRS25 1% MRS25 1% 0.3W 25% 0.3W 25%	46K4 422E	4822 116 5322 116 5322 116 4822 105 4822 105	53314 53592 10455
R 4109 R 4111 R 4117 R 4118 R 4119		5K11 12K1 3K16 50E 50E	5322 116 4822 116 4822 116 5322 116 5322 116	52957 53021 53405
R 4120 R 4121 R 4122 R 4123 R 4124	MRS25 1% 0.25% 0.25% 0.25% 0.25%	250E	4822 116 5322 116 5322 116 5322 116 5322 116	53399 53406 53408
R 4125 R 4126 R 4127 R 4128 R 4129	MRS25 1% MRS25 1% MRS25 1%	100E 9K09 1K62 5K11 1M	5322 116 5322 116 5322 116 5322 116 4822 116	53253 53257 53494
R 4130 R 4131 R 4132 R 4133 R 4134	MRS25 1% MRS25 1% MRS25 1%	1K 5K11 5K11 316E 10K	4822 116 5322 116 5322 116 5322 116 4822 116	53494 53494 53514
R 4135 R 4136 R 4137 R 4138 R 4139	MRS25 1%	10K 14K7 5Ell	4822 116 4822 116 4822 116 4822 116 4822 116	53022 53531 52999
R 4140 R 4141 R 4142 R 4143 R 4144	MRS25 1%	14K7 100E	4822 116 4822 116 5322 116 5322 116 5322 116	53531 53126 52697
R 4145 R 4146 R 4147 R 4148 R 4149	MRS25 1% MRS25 1% MRS25 1% MRS25 1% MRS25 1%	10K 511E 21K5	4822 116 4822 116 5322 116 5322 116 5322 116	53022 53135 53241
R 4150 R 4151 R 4152 R 4153 R 4154	MRS25 1% MRS25 1% MRS25 1% MRS25 1% MRS25 1%	9E09 2K61 162E 1K1 1K78	5322 116 5322 116 5322 116 5322 116 5322 116	53516 53327 53523 53473 53208
R 4155 R 4156 R 4157 R 4158 R 4159	MRS25 1% MRS25 1% MRS25 1% MRS25 1% MRS25 1%	2K15 1M 1E 1M 2K15	5322 116 4822 116 4822 116 4822 116 5322 116	53239 52843 52976 52843 53239
R 4160 R 4161 R 4162 R 4163 R 4164	MRS25 1% MRS25 1% MRS25 1% MRS25 1% MRS25 1%	100E 10K 100E 5E11 100E	5322 116 4822 116 5322 116 4822 116 5322 116	53126 53022 53126 52999 53126
R 4301 R 4302 R 4303 R 4304 R 4305	MRS25 1% MRS25 1% MRS25 1% MRS25 1% MRS25 1%	51K1 51K1 6K81 5K11 51K1	4822 116 4822 116 5322 116 5322 116 4822 116	53121 53121 53252 53494 53121

POSNR	DESCRIPTION	ON	ORDERING	CODE
R 4306 R 4307 R 4308 R 4309 R 4310	MRS25 12 MRS25 12 MRS25 12 MRS25 12 MRS25 12	5K11 10K 8K25	4822 116 5322 116 4822 116 5322 116 5322 116	53123 53494 53022 53267 53126
R 4311 R 4312 R 4313 R 4314 R 4330	MRS25 12 MRS25 12 MRS25 12 MRS25 12 MRS25 12	% 9K09 % 7K5 % 8K25	4822 116 5322 116 4822 116 5322 116 5322 116	53022 53253 53028 53267 53494
R 4331 R 4332 R 4334 R 4501 R 4502	MRS25 12 MRS25 12 MRS25 12 MRS25 12 MRS25 12	4K22 2K15 13K3	5322 116 5322 116 5322 116 5322 116 5322 116	53241 53246 53239 53489 53246
R 4503 R 4504 R 4505 R 4506 R 4507	MRS25 12 MRS25 12 MRS25 12 MRS25 12 MRS25 12	% 13K3 % 511E % 2K15	5322 116 5322 116 5322 116 5322 116 5322 116	53252 53489 53135 53239 53265
R 4508 R 4509 R 4513 R 4521 R 4522	MRS25 12 MRS25 12 MRS25 12 MRS25 12 MRS25 12	% 2K15 % 1K47 % 16K2	4822 116 5322 116 5322 116 5322 116 5322 116	52907 53239 53185 53589 53537
R 4523 R 4524 R 4526 R 4527 R 4528	MRS25 12 MRS25 12 MRS25 12 MRS25 12 MRS25 12	% 14K7 % 2K37 % 19K6	5322 116 4822 116 5322 116 5322 116 5322 116	53589 53531 53536 53258 53495
R 4529 R 4531 R 4532 R 4533 R 4601	MRS25 13 MRS25 13 MRS25 13 MRS25 13 MRS25 13	% 10K % 10K % 3K48	5322 116 4822 116 4822 116 4822 116 5322 116	53241 53022 53022 53315 53536
R 4602 R 4603 R 4604 R 4606 R 4607	MRS25 1: MRS25 1: MRS25 1: MRS25 1: MRS25 1:	% 23K7 % 100K % 909E	5322 116 5322 116 4822 116 4822 116 5322 116	53261 53537 52973 53533 53126
R 4608 R 4609 R 4611 R 4612 R 4613	MRS25 1: MRS25 1: MRS25 1: MRS25 1: MRS25 1:	% 42E2 % 10K % 7K5	4822 116 5322 116 4822 116 4822 116 4822 116	53108 53515 53022 53028 53028
R 4614 R 4616 R 4617 R 4618 R 4619	MRS25 1: 0.3W 25: MRS25 1: MRS25 1: MRS25 1:	% 1K % 6K81 % 11K	5322 116 5322 105 5322 116 4822 116 4822 116	53267 20032 53252 52907 53121
R 4620 R 4621 R 4622 R 4625 R 4626	MRS25 1 MRS25 1 MRS25 1 MRS25 1 MRS25 1	% 909E % 100E % 100E	4822 116 4822 116 5322 116 5322 116 5322 116	53022 53533 53126 53126 53126
R 4627 R 4628 R 4629 R 4631 R 4632	MRS25 1 MRS25 1 MRS25 1 MRS25 1 MRS25 1	% 1K % 8K25 % 1K	4822 116 4822 116 5322 116 4822 116 5322 116	53267

P	OSNR	DESCRI	PTIO	N	ORDE	RING	CODE
RRRRR	4633 4634 4636 4639 4701	MRS25 MRS25 MRS25 MRS25 MRS25	1% 1% 1% 1% 1%	383E	4822 4822 4822 5322 5322	116 116 116	53108 53108 52843 53332 53515
R R R R R R R	4703 4705 4706 4707 4708	MRS25 MRS25 MRS25 MRS25 MRS25	1% 1%	562E 1K 100E 511E 2K87	5322 4822 5322 5322 5322	116 116 116 116 116	53214 53108 53126 53135 53513
R R R R R	4709 4711 4712 4713 4714	MRS25 MRS25 MRS25 MRS25 MRS25	1%	681E 6K19 511E 1M 1M	4822 5322 5322 4822 4822	116 116 116 116 116	53123 53263 53135 52843 52843
RRRRR	4716 4717 4718 4719 4721	MRS25 MRS25 MRS25 MRS25 0.3W	1% 1% 1%	6K81 8K25 1K 100E 1K	5322 5322 4822 5322 5322	116 116 116 116 105	53252 53267 53108 53126 20032
R R R R R R	4722 4723 4724 4725 4726	MRS25 MRS25 MRS25 MRS25 MRS25	1%	46K4 681K 42E2 4K22 100K	5322 5322 5322 5322 4822	116 116 116 116 116	53314 53593 53515 53246 52973
RRRRR	4727 4728 4801 4804 4807	MRS25 MRS25 MRS25 MRS25 MRS25	1% 1%	6K81 562E 5E11 5E11 5E11	5322 5322 4822 4822 4822	116 116 116 116 116	53252 53214 52999 52999 52999
R R R R R	4809 4819 4820 4822 4825	MRS25 MRS25 MRS25 MRS25 MRS25	1% 1% 1%	5E11 5E11 5E11 5E11 5E11	4822 4822 4822 4822 4822	116 116 116 116 116	52999 52999 52999 52999 52999
RRRRR	4829 4831 4833 4835 4836	いいろとう	1% 1% 1%	5E11 5E11 5E11 5E11 5E11	4822 4822 4822 4822 4822	116 116 116	52999 52999 52999 52999 52999
RRRRR	4838 4839 4841 4902 4903	MRS25 MRS25 MRS25 MRS25 MRS25	1% 1% 1% 1% 1%	100E 100E 10K 1E 1E	5322 5322 4822 4822 4822	116 116 116 116 116	53126 53126 53022 52976 52976
RRRRR	4904 5001 5002 5003 5004	MRS25 PP17 PP17 PP17 PP17	1% 20% 20% 20% 20% 20%	1E 10K 10K 10K 10K	4822 5322 5322 5322 5322 5322	116 101 101 101 101	52976 30546 30547 30546 30546
R R R R R	6001 6002 6003 6004 6005	1.7A MRS25 MRS25 MRS25 MRS25	20% 1% 1% 1% 1%	82E 383K 383K 316E 464E	4822 5322 5322 5322 5322 5322	116 116 116 116 116	30069 53576 53576 53514 53232
R R R R R	6006 6007 6008 6009 6010	MRS25 MRS25 MRS25 0.5W MRS25	1% 1% 1% 10% 1%	10K 10K 316E 1K5 14K7	4822 4822 5322 4822 4822	116 116 116 116 116	53022 53022 53514 30248 53531

POSNR	DESCRIPTION	ORDERING	CODE
R 6011	MRS25 1% 237E	5322 116	53259
R 6012	MRS25 1% 178E	5322 116	53572
R 6013	MRS25 1% 100E	5322 116	53126
R 6014	MRS25 1% 3E16	4822 116	52993
R 6016	MRS25 1% 10K	4822 116	53022
R 6017	MRS25 1% 1E	4822 116	52976
R 6018	MRS25 1% 1E	4822 116	52976
R 6019	MRS25 1% 10K	4822 116	53022
R 6020	MRS25 1% 21E5	5322 116	53426
R 6021	MRS25 1% 10K	4822 116	53022
R 6022	MRS25 1% 10K	4822 116	53022
R 6031	MRS25 1% 383E	5322 116	53332
R 6032	0.25% 5K62	5322 116	80473
R 6033	0.25% 7K5	5322 116	80474
R 6034	MRS25 1% 6K19	5322 116	53263
R 6036	MRS25 1% 7K5	4822 116	53028
R 6037	MRS25 1% 31K6	5322 116	53262
R 6038	MRS25 1% 100E	5322 116	53126
R 6039	MRS25 1% 10E	4822 116	52891
R 6041	MRS25 1% 3K83	4822 116	53079
R 6042	MRS25 1% 3K83	4822 116	53079
R 6043	MRS25 1% 100K	4822 116	52973
R 6044	MRS25 1% 100K	4822 116	52973
R 6101	MRS25 1% 100E	5322 116	53126
R 6102	MRS25 1% 100E	5322 116	53126
R 6103	MRS25 1% 1K	4822 116	53108
R 6131	MRS25 1% 10E	4822 116	52891
R 6132	MRS25 1% 100K	4822 116	52973
R 6133	MRS25 1% 100K	4822 116	52973
R 6134	MRS25 1% 1K	4822 116	53108
R 6136	MRS25 1% 4K64	5322 116	53212
R 6137	MRS25 1% 316E	5322 116	53514
R 6138	MRS25 1% 1K	4822 116	53108
R 6139	MRS25 1% 100E	5322 116	53126
R 6201	0.25% 160K	5322 116	53412
R 6202	VR37 1% 31M6 MRS25 1% 316K MRS25 1% 10K MRS25 1% 16K2 MRS25 1% 51E1	5322 116	64103
R 6203		4822 116	53058
R 6204		4822 116	53022
R 6206		5322 116	53589
R 6207		5322 116	53213
R 6208	MRS25 1% 464E	5322 116	53232
R 6209	MRS25 1% 4K64	5322 116	53212
R 6211	MRS25 1% 46K4	5322 116	53314
R 6212	MRS25 1% 4K64	5322 116	53212
R 6213	MRS25 1% 215E	5322 116	53325
R 6214	VR25 5% 10M	4822 110	72214
R 6216	MRS25 1% 100E	5322 116	53126
R 6217	MRS25 1% 1E	4822 116	52976
R 6300	MRS25 1% 2K61	5322 116	53327
R 6301	MRS25 1% 464E	5322 116	53232
R 6302	MRS25 1% 909E	4822 116	53533
R 6303	MRS25 1% 3K83	4822 116	53079
R 6304	MRS25 1% 6K81	5322 116	53252
R 6311	MRS25 1% 750E	5322 116	53265
R 6312	MRS25 1% 4K22	5322 116	53246
R 6313	MRS25 1% 1K1 MRS25 1% 1K78 MRS25 1% 178K MRS25 1% 215E MRS25 1% 6K81	5322 116	53473
R 6401		5322 116	53208
R 6402		5322 116	53555
R 6403		5322 116	53325
R 6404		5322 116	53252

POSNR	DESCRIPTION	ORDERING	CODE
PUSNK	DESCRIPTION	UNDERTING	CODE
R 6406 R 6407 R 6408 R 6501 R 6502	MRS25 1% 26K MRS25 1% 3K46 MTP10 20% 101 MRS25 1% 511 MRS25 1% 1001	8 4822 116 K 5322 100 E 5322 116	53315 10113 53135
R 6503 R 6504 R 6506 R 6507 R 6508	MRS25 1% 5K1 MRS25 1% 19K0 MRS25 1% 5K6 MRS25 1% 511 0.25% 3K6	5322 116 5322 116 5322 116	53258 53495 53135
R 6509 R 6511 R 7001 R 7002 R 7003	0.25% 5000 MRS25 1% 5621 MRS25 1% 11 MRS25 1% 15 MRS25 1% 750	E 5322 116 ( 4822 116 ( 4822 116	53214 53108 53108
R 7004 R 7005 R 7006 R 7007 R 7008	MRS25 1% 5K17 PP17 20% 101 PP17 20% 101 PP17 20% 101 PP17 20% 101	5322 101 5322 101 5322 101	30546 30546
R 7009 R 7010 R 7011 R 7012 R 7013	PP17 20% 100 PP17 20% 100 PP17 20% 100 PP17 20% 100 MRS25 1% 1000	5322 101 5322 101 5322 101	30546 30546
R 7014 R 7016 R 7017 R 7018 R 7019	MRS25 1% 1621 0.5W 10% 2K2 MRS25 1% 1K3 MRS25 1% 1M MRS25 1% 1000	2 4822 116 1 5322 116 4 4822 116	30254
R 7102 R 7103 R 8001	MRS25 1% 1000 MRS25 1% 5E11 MCR18 1% 106	4822 116	52999
Semi-co	nductors		
V 0200 V 0201 V 0202 V 0203 V 0204	BC548C BAW62 BAW62 BC548C BC548C	4822 130 4822 130 4822 130 4822 130 4822 130	30613 30613 44196
V 0206 V 0207 V 0208 V 0209 V 0301	BAW62 BC548C BC548C BC548C BAT85	4822 130 4822 130 4822 130 4822 130 4822 130	44196 44196
V 0501	BAT85 BZX79-C3V6 BAW62 BAT85 BAW62	4822 130 5322 130 4822 130 4822 130 4822 130	30613 31983
V 0506 V 0512 V 0521 V 0522 V 0523	BAT85 LM336Z-2.5 BC548C BC548C BZX79-C5V1	4822 130 5322 209 4822 130 4822 130 4822 130	44196 44196
	BC548C BC548C BC558B BC558B BAW62	4822 130 4822 130 4822 130 4822 130 4822 130	44196 44197 44197

POSNR		ORDERING CODE
V 0554 V 0556 V 0557 V 0558 V 0566	BAW62 BAW62 BC548C BZX79-C5V1 BF370 BC548C BC558B BZX79-C5V1 BAW62 BC548C BC558B BZV46-C1V5 BC558B	4822 130 30613 4822 130 30613 4822 130 30613 4822 130 44196 4822 130 34233
V 0567	BF370	4822 130 42589
V 0568	BC548C	4822 130 44196
V 0569	BC558B	4822 130 44197
V 0591	BZX79-C5V1	4822 130 34233
V 0592	BAW62	4822 130 30613
V 0593	BC548C	4822 130 44196
V 0601	BC548C	4822 130 44196
V 0602	BC558B	4822 130 44197
V 0603	BZV46-C1V5	5322 130 34865
V 0604	BC558B	4822 130 44197
V 0606	BC548C	4822 130 44196
V 0607	BZX79-C6V2	4822 130 34167
V 0608	BC548C	4822 130 44196
V 0609	BAW62	4822 130 30613
V 0611	BAW62	4822 130 30613
V 0611 V 0612 V 0612 V 0613 V 0613	BC558B BZV46-C1V5 BC558B BC548C BZX79-C6V2 BC548C BAW62 BAW62 BC558B BAW62 BAW62 BC558B BAW62 BAW62 BC548C BC548C BC548C BC548C BC548C BC548C BC548C BC548C BC548C	4822 130 44196 4822 130 30613 4822 130 44197 4822 130 30613 5322 130 50405
V 0614	BAW62	4822 130 30613
V 0614	BZX79-C27	4822 130 34379
V 0615	BAW62	4822 130 30613
V 0616	BC548C	4822 130 44196
V 0616	BAW62	4822 130 30613
V 0617	BC548C	4822 130 44196
V 0618	BAW62	4822 130 30613
V 0619	BAW62	4822 130 30613
V 0621	BC548C	4822 130 44196
V 0622	BC548C	4822 130 44196
V 0623	BAW62	4822 130 30613
V 0624	BAW62	4822 130 30613
V 0626	BC548C	4822 130 44196
V 0627	BC548C	4822 130 44196
V 0628	BC548C	4822 130 44196
V 0629	BC548C	4822 130 44196
V 0630	BC548C	4822 130 44196
V 0631	BC548C	4822 130 44196
V 0632	BC548C	4822 130 44196
V 0633	BC548C	4822 130 44196
V 0634	BAW62	4822 130 30613
V 0636	BAW62	4822 130 30613
V 0701	BCW33	5322 130 44337
V 0702	BCW33	5322 130 44337
V 0703	BFR92R	5322 130 44606
V 0704	BFR92	5322 130 42145
V 0706	BCW30	5322 130 44335
V 0707	BAW56	5322 130 30691
V 0708	BAW56	5322 130 30691
V 0721	BCW33	5322 130 44337
V 0730	BF550	4822 130 42131
V 0731	BCW30	5322 130 44335
V 0732	BF550	4822 130 42131
V 0733	BF550	4822 130 42131
V 0734	BCW33	5322 130 44337

POSNR	DESCRIPTION	ORDERING	CODE
V 0736	DESCRIPTION  BCW33 BF550 BCW30 BF550 BF550 BCW33 BCW33 BCW337 BC337 BC337 BC337 BC337 BC337 BC337 BC337 BC346-C2V0 BAW62 BAW63 BAW63	5322 130	44337
V 0760		4822 130	42131
V 0761		5322 130	44335
V 0762		4822 130	42131
V 0763		4822 130	42131
V 0764	BCW33	5322 130	44337
V 0766	BCW33	5322 130	44337
V 0814	BC337	4822 130	40855
V 0827	BC337	4822 130	40855
V 0844	BC337	4822 130	40855
V 0857	BC337	4822 130	40855
V 0862	BC558B	4822 130	44197
V 0863	BZV46-C1V5	5322 130	34865
V 0864	BZV46-C2V0	4822 130	31248
V 0865	BAW62	4822 130	30613
V 0866	BAW62	4822 130	30613
V 0867	BFQ22S	5322 130	42031
V 0871	BF370	4822 130	42589
V 0872	BZX79-C3V0	4822 130	31881
V 0903	BFQ13	5322 130	44404
V 0908	BFQ13	5322 130	44404
V 0913	BFQ13	5322 130	44404
V 0918	BFQ13	5322 130	44404
V 0981	BZX79-C27	4822 130	34379
V 0992	BZV46-C2V0	4822 130	31248
V 1000	BA483	4822 130	32656
V 1001	BF324	4822 130	41448
V 1002	BF324	4822 130	41448
V 1003	BF410C	4822 130	41482
V 1004	BA483	4822 130	32656
V 1005 V 1006 V 1007 V 1008 V 1009	BA483 BF410C BA483 BA483 BA483 BZX79-C8V2 BF410C BA483 BA483 BA483	4822 130 4822 130 4822 130 4822 130 4822 130	32656 41482 32656 32656 32656
V 1010	BZX79-C8V2	4822 130	34382
V 1011	BF410C	4822 130	41482
V 1012	BA483	4822 130	32656
V 1013	BA483	4822 130	32656
V 1014	BA483	4822 130	32656
V 1016	BF410C	4822 130	41482
V 1017	BA483	4822 130	32656
V 1019	BF199	4822 130	44154
V 1021	BF199	4822 130	44154
V 1022	BF324	4822 130	41448
V 1023	BZX79-C5V6	4822 130	34173
V 1024	BF370	4822 130	42589
V 1061	BAW62	4822 130	30613
V 1062	BAW62	4822 130	30613
V 1063	BF324	4822 130	41448
V 1064	BF324	4822 130	41448
V 1100	BA483	4822 130	32656
V 1101	BF324	4822 130	41448
V 1102	BF324	4822 130	41448
V 1103	BF410C	4822 130	41482
V 1104	BA483	4822 130	32656
V 1105	BA483	4822 130	32656
V 1106	BF410C	4822 130	41482
V 1107	BA483	4822 130	32656
V 1108	BA483	4822 130	32656

POSNR	DESCRIPTION	ORDERING	CODE
V 1109	DESCRIPTION  BA483 BZX79-C8V2 BF410C BA483 BA483 BA483 BA483 BF199 BF324 BZX79-C5V6 BF370 BAW62 BAW62 BF324 BF324 BF324 BF324 BF324 BF324 BZX79-C8V2 BF199 BF324 BZX79-C8V2 BF199 BF324 BZX79-C8V2 BF199 BF324 BZX79-C5V6 BF199 BF324 BZX79-C3V0	4822 130	32656
V 1110		4822 130	34382
V 1111		4822 130	41482
V 1112		4822 130	32656
V 1113		4822 130	32656
V 1114	BA483	4822 130	32656
V 1116	BF410C	4822 130	41482
V 1117	BA483	4822 130	32656
V 1119	BF199	4822 130	44154
V 1121	BF199	4822 130	44154
V 1122	BF324	4822 130	41448
V 1123	BZX79-C5V6	4822 130	34173
V 1124	BF370	4822 130	42589
V 1161	BAW62	4822 130	30613
V 1162	BAW62	4822 130	30613
V 1163	BF324	4822 130	41448
V 1164	BF324	4822 130	41448
V 1200	BZV46-C1V5	5322 130	34865
V 1201	BF410C	4822 130	41482
V 1202	BA483	4822 130	32656
V 1203	BA483	4822 130	32656
V 1204	BF199	4822 130	44154
V 1205	BZX79-C8V2	4822 130	34382
V 1206	BF199	4822 130	44154
V 1207	BF324	4822 130	41448
V 1208	BZX79-C5V6	4822 130	34173
V 1209	BF199	4822 130	44154
V 1211	BF324	4822 130	41448
V 1212	BF324	4822 130	41448
V 1213	BF324	4822 130	41448
V 2001	BZV46-C2V0	4822 130	31248
V 2002	BZV46-C2V0	4822 130	31248
V 2003	BZX79-C3V0	4822 130	31881
V 2101	BZV46-C2V0	4822 130	31248
V 2102	BZV46-C2V0	4822 130	31248
V 2103	BZX79-C3V0	4822 130	31881
V 2305	BZV46-C1V5	5322 130	34865
V 2306	BZV46-C1V5	5322 130	34865
V 2308	BZX79-C4V3	4822 130	31554
V 2309	BZX79-C4V3	4822 130	31554
V 2310	BC558B	4822 130	
V 2311	BC558B	4822 130	
V 2313	BAW62	4822 130	
V 2314	BAW62	4822 130	
V 2314	BC558B	4822 130	
V 2316	BF324	4822 130	41448
V 2317	BC548C	4822 130	44196
V 2318	BF324	4822 130	41448
V 2319	BF324	4822 130	41448
V 2321	BF324	4822 130	41448
V 2325	BAW62	4822 130	30613
V 2326	BAW62	4822 130	30613
V 2327	BC558B	4822 130	44197
V 2328	BZX79-C5V1	4822 130	34233
V 2329	BZX79-C9V1	4822 130	30862
V 2331	BC558B	4822 130	44197
V 2332	BC558B	4822 130	44197
V 2333	BC558B	4822 130	44197
V 2334	BC558B	4822 130	44197
V 2341	BF199	4822 130	44154

POSNR	DESCRIPTION	ORDERING	CODE
V 2342	DESCRIPTION  BF199 BF199 BF199 BC548C BC548C  BAW62 BAW62 BAW62 BAW62 BC558B BZX799-C6V2 BC548C BF199 BC548C BF199 BC548C BF324 BF324 BF324 BF324 BC558B BF370 2N3866-01 2N3866-01 BZX79-C27 BZX79-C27 BZX79-C27 BF324 BF32558B BF324 BF324 BF324 BF325551 BZX79-B5V6 2N5551	4822 130	44154
V 2347		4822 130	44154
V 2349		4822 130	44154
V 2356		4822 130	44196
V 2357		4822 130	44196
V 2366	BAW62	4822 130	30613
V 2367	BAW62	4822 130	30613
V 2368	BAW62	4822 130	30613
V 2369	BAW62	4822 130	30613
V 2370	BC548C	4822 130	44196
V 2371	BC558B	4822 130	44197
V 2601	BZX79-C6V2	4822 130	34167
V 2602	BC548C	4822 130	44196
V 2611	BF199	4822 130	44154
V 2612	BF199	4822 130	44154
V 2615	BC548C	4822 130	44196
V 2616	BZV46-C1V5	5322 130	34865
V 3001	BF324	4822 130	41448
V 3002	BF324	4822 130	41448
V 3003	BC558B	4822 130	44197
V 3004	BF324	4822 130	41448
V 3006	BF324	4822 130	41448
V 3007	BC548C	4822 130	44196
V 3008	BF370	4822 130	42589
V 3009	BF370	4822 130	42589
V 3011	2N3866-01	5322 130	41799
V 3012	2N3866-01	5322 130	41799
V 3013	BZX79-C27	4822 130	34379
V 3014	BZX79-C27	4822 130	34379
V 3101	BF324	4822 130	41448
V 3102	BF324	4822 130	41448
V 3103	BF324	4822 130	41448
V 3104	BC558B	4822 130	44197
V 3106	BF324	4822 130	41448
V 3108	2N5401	5322 130	42534
V 3109	BF370	4822 130	42589
V 3111	BF370	4822 130	42589
V 3112	2N5551	5322 130	44491
V 3113	BZX79-B5V6	4822 130	34173
V 3114	2N5551	5322 130	44491
V 3116	2N5401	5322 130	
V 3200	BF370	4822 130	
V 3201	BF370	4822 130	
V 3202	2N5401	5322 130	
V 3203	2N5551	5322 130	
V 3204	BF423	4822 130	41646
V 3205	BZX79-B5V6	4822 130	34173
V 3206	BAW62	4822 130	30613
V 3207	BC548C	4822 130	44196
V 3208	BF423	4822 130	41646
V 3209	BAW62	4822 130	30613
V 3211	BAW62	4822 130	30613
V 3212	BZX79-C68	4822 130	30864
V 3213	BC548C	4822 130	44196
V 3214	BAW62	4822 130	30613
V 3215	BAW62	4822 130	30613
V 3216	BZX79-C9V1	4822 130	30862
V 3217	BAW62	4822 130	30613
V 3251	BF423	4822 130	41646
V 3252	BZX79-C6V2	4822 130	34167

POSNR	DESCRIPTION	ORDERING CODE
V 3253 V 3254 V 3256 V 3301 V 4001	DESCRIPTION  BF423 BF423 BF423 BZX79-C6V2 BF199	4822 130 41646 4822 130 41646 4822 130 41646 4822 130 34167 4822 130 44154
V 4002 V 4003 V 4004 V 4005 V 4006	BF423 BZX79-C6V2 BF199 BF199 BF199 BC548C BC558B BF199 BAW62 BAW62 BC548C BZX79-C5V1 BC548C BZX79-C3V6 BAW62 BC548C BC548C BC548C BC558B BAW62 BC558B BAW62 BC558B BAW62 BC548C	4822 130 44154 4822 130 44154 4822 130 44196 4822 130 44197 4822 130 44154
V 4007	BAW62	4822 130 30613
V 4008	BAW62	4822 130 30613
V 4009	BC548C	4822 130 44196
V 4011	BZX79-C5V1	4822 130 34233
V 4012	BC548C	4822 130 44196
V 4013	BZX79-C3V6	5322 130 34834
V 4014	BAW62	4822 130 30613
V 4016	BC548C	4822 130 44196
V 4017	BC548C	4822 130 44196
V 4018	BC548C	4822 130 44196
V 4019	BZX79-C3V6	5322 130 34834
V 4020	BAW62	4822 130 30613
V 4101	BC558B	4822 130 44197
V 4102	BAW62	4822 130 30613
V 4103	BAW62	4822 130 30613
V 4104	BC548C	4822 130 44196
V 4106	BAW62	4822 130 30613
V 4107	BC327	4822 130 40854
V 4108	BC548C	4822 130 44196
V 4109	BC558B	4822 130 44197
V 4110	BAW62	4822 130 30613
V 4111	BC558B	4822 130 44197
V 4112	BSX20	4822 130 41705
V 4113	BAW62	4822 130 30613
V 4114	BSX20	4822 130 41705
V 4115	BZX79-C6V2	4822 130 34167
V 4116	BAW62	4822 130 30613
V 4117	BC548C	4822 130 44196
V 4118	BC548C	4822 130 44196
V 4119	BF199	4822 130 44154
V 4120	BAT85	4822 130 31983
V 4121	BC548C	4822 130 44196
V 4122	BAW62	4822 130 30613
V 4123	BAW62	4822 130 30613
V 4300	BZX79-C6V2	4822 130 34167
V 4301	BC558B	4822 130 44197
V 4302	BC548C	4822 130 44196
V 4304	BC558B	4822 130 44197
V 4305	BZX79-C9V1	4822 130 30862
V 4306	BAW62	4822 130 30613
V 4307	BC548C	4822 130 44196
V 4308	BZV46-C1V5	5322 130 34865
V 4309	BC548C	4822 130 44196
V 4321	BAW62	4822 130 30613
V 4322	BC548C	4822 130 44196
V 4323	BC548C	4822 130 44196
V 4500	BAW62	4822 130 30613
V 4501	BC548C	4822 130 44196
V 4502	BC548C	4822 130 44196
V 4503	BC548C	4822 130 44196

POSNR	DESCRIPTION	ORDERING	
V 4504 V 4505 V 4506 V 4510 V 4511	BC548C BAW62 BC548C BC558B BC558B BC558B BC558B BC558B BC558B BAW62 BAW62	4822 130 4822 130 4822 130 4822 130 4822 130	44196 30613 44196 44197 44197
V 4512 V 4513 V 4514 V 4516 V 4517	BC558B BC558B BC558B BAN62 BAW62	4822 130 4822 130 4822 130 4822 130 4822 130	44197 44197 44197 30613 30613
V 4518 V 4519 V 4521 V 4522 V 4523	BAW62 BAW62 BAW62 BAW62 BC548C	4822 130 4822 130 4822 130 4822 130 4822 130	30613 30613
V 4601 V 4602 V 4611 V 4612 V 4613	BAW62 BF199 BF199 BAW62	4822 130 4822 130 4822 130 4822 130 4822 130	30613 44154 44154 30613
V 4616 V 4617	BAW62 BC548C BAW62 BAW62 BF324 BAW62 BAW62 BF324 BC558B BF324	4822 130 4822 130 4822 130 4822 130 4822 130	30613 44196 30613 30613 41448
V 4704 V 4706 V 4707 V 4708	BAW62 BAW62 BF324 BC558B BF324	4822 130 4822 130 4822 130 4822 130 4822 130	30613 30613 41448 44197 41448
V 4709 V 4710 V 4711 V 4712 V 4713	BC558B BC548C BAW62 BF324 BAW62 BZV46-C1V5 BAX12 BAX12 BAX12 BAX12 BAX12	4822 130 4822 130 4822 130 4822 130 4822 130	44197 44196 30613 41448 30613
V 4801 V 4806 V 4807 V 4808 V 4809	BZV46-C1V5 BAX12 BAX12 BAX12 BAX12	5322 130 5322 130 5322 130 5322 130 5322 130	34865 33756 33756 33756 33756
V 6001 V 6002 V 6003 V 6004 V 6007	BYV96E BYV96E BYV96E BYV96E BAX12	5322 130 5322 130 5322 130 5322 130 5322 130	34979 34979 34979 34979 33756
V 6008 V 6009 V 6011 V 6012 V 6013	BAX12 BC337 BAX12 BZX79-C15 BRY39	5322 130 4822 130 5322 130 4822 130 5322 130	33756 34281 40482
V 6014 V 6016 V 6017 V 6018 V 6019	BUZ80 BYV27-150 BYV27-150 BUW12A BYV26C	5322 130 4822 130 4822 130 5322 130 4822 130	43926
V 6021 V 6031 V 6101 V 6102 V 6103	BZX79-C3V0 BZX79-C3V6 BYV43-45 BYV28-150 BYV27-150	4822 130 5322 130 5322 130 5322 130 4822 130	31881 34834 33656 32043 31628

POSNR	DESCRIPTION	ORDERING	CODE
V 6104 V 6106 V 6107 V 6108 V 6109	BYV27-150 BYV95C	5322 130 4822 130 4822 130 4822 130 4822 130	31628 41487 31628 41487
V 6112 V 6113		4822 130 5322 130 4822 130 4822 130 4822 130	31628 24081 41487 31628 31628
V 6131 V 6132 V 6133 V 6134 V 6136	BYV27-150 BYV27-150 BAX12 BAW62 BZX79-C6V2 BC337 BF423 BF423 BF423 BZX79-C5V6 BC327 BZX79-C15 BAV21 BAV21 BAV21 BYV27-150 BUV26A BY509 BC337 BC548C BC558B BC337 BC327	5322 130 4822 130 4822 130 4822 130 4822 130	33756 30613 34167 40855 41646
V 6137	BF423	4822 130	41646
V 6138	BZX79-C5V6	4822 130	34173
V 6201	BC327	4822 130	40854
V 6202	BZX79-C15	4822 130	34281
V 6203	BAV21	4822 130	30842
V 6204	BAV21	4822 130	30842
V 6206	BAV21	4822 130	30842
V 6207	BYV27-150	4822 130	31628
V 6208	BUV26A	5322 130	42722
V 6209	BY509	4822 130	41485
V 6211	BC337	4822 130	40855
V 6301	BC548C	4822 130	44196
V 6302	BC558B	4822 130	44197
V 6303	BC337	4822 130	40855
V 6304	BC327	4822 130	40854
V 6401 V 6402	BZVII	4822 130 5322 130 5322 130 5322 130 4822 130	40855 44278 34294 33756 40855
Integra	ted circuits		
D 0201	74F138PC	5322 209	82366
D 0202	PC74HCT138P	5322 209	11111
D 0203	PC74HCT132P	4822 209	83044
D 0204	PC74HCT390P	5322 209	11483
D 0206	PC74HCT390P	5322 209	11483
D 0207	PC74HCT4040P	5322 209	72465
D 0208	PC74HCT10P	5322 209	11107
D 0209	74F11PC	5322 209	81536
D 0211	74F02PC	5322 209	81535
D 0212	74F04PC	5322 209	81577
D 0213	PC74HCT32P	5322 209	11266
D 0214	MC68008P8	5322 209	11593
D 0216	D27010-250V05	5322 209	51425
D 0218	P8254	5322 209	82406
D 0219	PC74HCT259P	5322 209	11115
D 0221	PC74HCT244P	5322 209	11116
D 0222	PC74HCT259P	5322 209	11115
D 0223	PC74HCT03P	5322 209	11316
D 0301	PC74HCT244P	5322 209	11116
D 0302	PC74HCT244P	5322 209	11116
D 0303	PC74HCT245P	5322 209	11117

POSNR		ORDERING	
D 0304 D 0306 D 0307 D 0309 D 0311	HM62256LP-12 0Q 0209 PC74HCT86P 0Q 0209 PC74HCT174P PC74HCT174P PC74HCT259P CB1536RC PC74HCT138P HEF4066BP	5322 209 5322 209 5322 209 5322 209 5322 209	72129 11603 11473 11603 11478
D 0312 D 0313 D 0314 D 0316 D 0318	PC74HCT174P PC74HCT259P CB1536RC PC74HCT138P HEF4066BP	5322 209 5322 209 5322 209 5322 209 5322 209	11478 11115 72515 11111 10357
D 0401 D 0402 D 0403 D 0404 D 0406	PC74HCT04P PC74HCT74P PC74HCT74P PC74HCT74P PC74HCT00P	4822 209 5322 209 5322 209 5322 209 5322 209	82341 11109 11109 11109 11105
D 0407 D 0408 D 0409 D 0411 D 0413	PC74HCT04P PC74HCT74P PC74HCT74P PC74HCT74P PC74HCT00P PC74HCT08P PC74HCT10P PC74HCT163P PC74HCT163P PAL16R8A-2CNMMI PC74HCT574P	5322 209 5322 209 5322 209 5322 209 5322 209	11265 11107 11267 51424 11489
D 0416 D 0503 D 0504 D 0505 D 0512	PC74HCT08P PC74HCT4053P HEF4104BP HEF4066BP PC74HCT4053P PLIFIER 0Q 0020 PLIFIER 0Q 0020 PLIFIER 0Q 0020 PC74HCT4053P	5322 209 4822 209 4822 209 5322 209 4822 209	11265 71584 10273 10357 71584
D 0601 D 0601 D 0602 D 0602 D 0603	PLIFIER 0Q 0020 PLIFIER 0Q 0020 PC74HCT4053P	5322 209 5322 209 5322 209 5322 209 4822 209	80991 80991 80991 80991 71584
D 0801 D 0876 D 0887 D 0901 D 0903	0Q 0210 74F08PC PC74HCT160P PC74HCT4052P HEF4066BP	5322 209 5322 209 5322 209 4822 209 5322 209	11604 81574 72516 71583 10357
D 0904 D 0911 D 0914 D 0921 D 0922	PC74HCT4053P  0Q 0210 74F08PC PC74HCT160P PC74HCT4052P HEF4066BP HEF4066BP PC74HCT4052P HEF4066BP HEF4066BP PC74HCT4052P HEF4066BP HEF4066BP	5322 209 4822 209 5322 209 4822 209 5322 209	10357 71583 10357 10273 11265
D 1001 D 1061 D 1101 D 1161 D 2002	TEA1017/N8 0Q 0203 TEA1017/N8 0Q 0203 0Q 0205	5322 209 5322 209 5322 209 5322 209 5322 209	70023 70393 70023
D 2102 D 2203 D 2301 D 2302 D 2303	0Q 0205 ARRAY OQ 0127 OQ 0205 PLIFIER PLIFIER	5322 209 5322 209 5322 209 5322 209 5322 209	80992 70392 80991
D 2304 D 2601 D 2602 D 2603 D 4001	OQ 0128 HEF4053BP TEA1017/N8 OQ 0200 TEA1017/N8	5322 209 5322 209 5322 209 5322 209 5322 209	10576 70023 82924
D 4002 D 4101 D 4102 D 4103 D 6201	TEA1017/N8 HEF4053BP HEF4051BP 0Q 0201	5322 209 5322 209 4822 209 5322 209 5322 321	10576 10262 70391

	-	DESCRIPTION		
	D 6501	HEF4066BP	5322 209	10357
	D 7001	PCF8574P	5322 209	10883
	D 7002	PCF8574P	5322 209	10883
	D 7003	PCF8574P	5322 209	10883
	D 8001	PCF8577T	5322 209	70024
	D 8002	PCF8577T	5322 209	70024
	D 8003	PCF8577T	5322 209	70024
	N 0201	LM393N	4822 209	80797
	N 0501	LF356N	5322 209	86422
	N 0502	LF356N	5322 209	86422
	N 0503	TL082CP	5322 209	86064
	N 0504	LM358N	4822 209	70672
	N 0506	DAC-08EP	5322 209	11253
	N 0507	DAC10FX	5322 209	71665
	N 0511	LF356N	5322 209	86422
	N 0512	LM358N	4822 209	70672
	N 0513	TL082CP	5322 209	86064
	N 0601	LM324N	4822 209	80587
	N 0701	LM358D	5322 209	82941
	N 0901	TL082CP	5322 209	86064
	N 0903	TL082CP	5322 209	86064
	N 0904	TL082CP	5322 209	86064
	N 0905	TL082CP	5322 209	86064
	N 0913	TL082CP	5322 209	86064
	N 0914	TL082CP	5322 209	86064
	N 0921	TL082CP	5322 209	86064
	N 0922	TL082CP	5322 209	86064
	N 0927	TL082CP	5322 209	86064
	N 0947	TL082CP	5322 209	86064
	N 0987	LM337T	5322 209	81236
	N 0988	LM337T	5322 209	81236
	N 1001	UA714TC	5322 209	70275
	N 1101	UA714TC	5322 209	70275
	N 1201	LF356N	5322 209	86422
	N 4101	LM324N	4822 209	80587
	N 4102	UA714TC	5322 209	70275
	N 4103 N 4601 N 6001 N 6002 N 7001	TL080CP TCA240 LM358N LM358N LM339AN	5322 209 4822 209 4822 209 4822 209 4822 209	70672
		LM324N LM324N	4822 209 4822 209	
25.4.5	Coils			
	L 0201 L 0301	15UH 82UH	5322 157 4822 158	
	L 0401 L 0501 L 0502 L 0503 L 0504	82UH 82UH 82UH 82UH 82UH	4822 158 4822 158 4822 158 4822 158 4822 158	10563 10563 10563
	L 0881 L 0882 L 0883 L 0884 L 0886	82UH 82UH 82UH 82UH 82UH	4822 158 4822 158 4822 158 4822 158 4822 158	10563 10563 10563

p	OSNR	DESCRIPTION	ORDERING	CODE
	0887 1001 1101 1401 1402	DESCRIPTION  82UH 0.22UH 10% 0.22UH 10% 1500UH 1500UH 1500UH 1500UH 1500UH 1500UH 2.2UH	4822 158 5322 157 5322 157 4822 156 4822 156	10563 53284 53284 21293 21293
	1403 1421 1422 1423 3001	1500UH 1500UH 1500UH 1500UH 2.2UH	4822 156 4822 156 4822 156 4822 156 4822 157	21293 21293 21293 21293 51757
	4101	2.2UH 2.2UH 0.01H 100UH 100UH 100UH 5.6UH 1000UH 1000UH	4822 157 4822 157 5322 157 5322 157 5322 157	51757 51757 53019 52363 52363
	6002 6003 6004 6006 6101	100UH 5.6UH 1000UH 1000UH 10UH	5322 157 4822 157 5322 157 5322 157 5322 157	52363 52259 52718 52718 52513
L	6102 6103 6104 6106	27011	4822 158 5322 157 5322 157 4822 158 4822 158	10551 52363 52363 10563 10563
L	6109 6111 6201	82UH 82UH 15UH 82UH 82UH	4822 158 4822 158 5322 157 4822 158 4822 158	10563 10563 52539 10563 10563
L	7101	15UH	5322 157	52539
M	iscella	aneous		
EEGGH	8001 0201	T13/4 28V 80MA 60MA MGG9012 L0C016.0 X-TAL 100 MHZ CNX35	5322 134 5322 134 5322 216 5322 242 5322 130	71737
K	1001 1002 1003	EED-RELAIS 12V REED CONTACT EED-RELAIS 12V REED CONTACT EED-RELAIS 12V REED CONTACT	5322 280 5322 280 5322 280 5322 280 5322 280 5322 280 5322 280	24126 20125 24126 20125
K	1004	EED-RELAIS 12V REED CONTACT	5322 280 5322 280	20125
	1006 1007	EED-RELAIS 12V REED CONTACT EED-RELAIS 12V	5322 280 5322 280 5322 280	20125 24126 20125
•-	100-	REED CONTACT	5322 280	
	1008	EED-RELAIS 12V REED CONTACT EED-RELAIS 12V	5322 280 5322 280 5322 280	24126
	1101	REED CONTACT	5322 280 5322 280 5322 280 5322 280	24126 20125

POSNR	DESCRIPTION	ORDER	RING	CODE
K 1103 K 1104 K 1106	REED CONTACT EED-RELAIS 12V	5322 5322 5322 5322 5322 5322	280 280	20125 24126 20125 24126 20125 24126
K 1107 K 1108 K 1201 K 4101	EED-RELAIS 12V REED CONTACT EED-RELAIS 12V REED CONTACT EED-RELAIS 12V REED CONTACT EED-RELAIS 12V REED CONTACT	5322 5322 5322 5322 5322 5322 5322	280 280 280	20125 24126 20125 24126 20125 24126 20125
S 6001 S 7001		5322 5322	276 277	11859 10878
S 7003 S 7004 S 7005 S 7006 S 7007		5322 5322 5322 5322 5322	276	11857 11856 11856 11856 11856
S 7008 S 7009 S 7011 S 7012 S 7013		5322 5322 5322 5322 5322	277	11856 10878 11856 11856 11856
S 7014 S 7016 S 7017 S 7018 S 7019		5322 5322 5322 5322 5322	276-	10878 11856 11856 11856 11856
S 7020 S 7021 S 7022 S 7025 S 7026		5322 5322 5322 5322 5322	276 276 277 276 276	11856 11856 10878 11856 11856
\$ 7027 \$ 7029 \$ 7030 \$ 7031 \$ 7032		5322 5322 5322 5322 5322	276	10878 11856 11856 11856 11856
\$ 7033 \$ 7034 \$ 7035	mp (NGHODWER	5322 5322 5322	276 276	11856 11856 11856
T6001 T6201	TRANSFORMER TRANSFORMER	5322 5322	146 146	30591 30592
HS MULT	IPLIER	5322	321	21597